SRAM cell optimization for low AVT transistors

Lawrence T. Clark, Samuel Leshner, George Tien

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

In this paper, we describe a six-transistor static random access memory (SRAM) cell optimization methodology for transistors with significantly improved matching, while maintaining compatibility with the baseline design. We briefly describe the reduced AVT transistors and show that they allow substantially improved minimum SRAM operating voltage (Vmin) and improved array leakage. Using an efficient design of experiments (DOE) factorial as a pseudo-Monte Carlo generator, points on the tail of the distribution are directly simulated. The highly efficient method is shown to allow optimization and 'what if' scenario investigations. Simulation and silicon results on a 65-nm process as well as simulation results on a 28-nm process are shown.

Original languageEnglish (US)
Title of host publicationProceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2013
Pages57-63
Number of pages7
DOIs
StatePublished - Dec 11 2013
Event2013 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED 2013 - Beijing, China
Duration: Sep 4 2013Sep 6 2013

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
ISSN (Print)1533-4678

Other

Other2013 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED 2013
CountryChina
CityBeijing
Period9/4/139/6/13

Keywords

  • Low power SRAM
  • mismatch
  • statistical design

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'SRAM cell optimization for low AV<sub>T</sub> transistors'. Together they form a unique fingerprint.

  • Cite this

    Clark, L. T., Leshner, S., & Tien, G. (2013). SRAM cell optimization for low AVT transistors. In Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2013 (pp. 57-63). [6629267] (Proceedings of the International Symposium on Low Power Electronics and Design). https://doi.org/10.1109/ISLPED.2013.6629267