TY - JOUR
T1 - Solid-state fault isolation devices
T2 - Application to future power electronics-based distribution systems
AU - Vodyakho, O.
AU - Steurer, M.
AU - Neumayr, D.
AU - Edrington, C. S.
AU - Karady, G.
AU - Bhattacharya, S.
PY - 2011/7
Y1 - 2011/7
N2 - This study addresses the timely issues of modelling, and defining selection criteria for, a solid-state fault isolation device (FID) intended for use in power electronics-based distribution systems (PEDS). This work subsequently derives the FID parameters by mapping the characteristics of a conventional medium-voltage distribution system onto that of the PEDS envisioned under a new multi-university Engineering Research Centre. When conventional circuit breakers are used in distribution systems, they have a relatively long clearing time, causing the voltage to collapse for a significant time. A semiconductor circuit breaker, however, is expected to be able to switch fast enough to keep a voltage disturbance within acceptable limits. The main focus of this study is to address the operational issues of the interaction between the power electronic converters and the solid-state FID. The utilisation of rate of current decrease (di/dt) control during turn-off in conjunction with passive clamping devices to manage the overvoltage that results from very fast circuit breaker operation is introduced. In contrast to a simple conventional RC-snubber circuit, the proposed overvoltage management avoids high leakage current, which is the undesirable drawback of RC-snubber circuits. The presented prototype is experimentally verified with low and medium-voltage test circuits.
AB - This study addresses the timely issues of modelling, and defining selection criteria for, a solid-state fault isolation device (FID) intended for use in power electronics-based distribution systems (PEDS). This work subsequently derives the FID parameters by mapping the characteristics of a conventional medium-voltage distribution system onto that of the PEDS envisioned under a new multi-university Engineering Research Centre. When conventional circuit breakers are used in distribution systems, they have a relatively long clearing time, causing the voltage to collapse for a significant time. A semiconductor circuit breaker, however, is expected to be able to switch fast enough to keep a voltage disturbance within acceptable limits. The main focus of this study is to address the operational issues of the interaction between the power electronic converters and the solid-state FID. The utilisation of rate of current decrease (di/dt) control during turn-off in conjunction with passive clamping devices to manage the overvoltage that results from very fast circuit breaker operation is introduced. In contrast to a simple conventional RC-snubber circuit, the proposed overvoltage management avoids high leakage current, which is the undesirable drawback of RC-snubber circuits. The presented prototype is experimentally verified with low and medium-voltage test circuits.
UR - http://www.scopus.com/inward/record.url?scp=79960520892&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=79960520892&partnerID=8YFLogxK
U2 - 10.1049/iet-epa.2010.0258
DO - 10.1049/iet-epa.2010.0258
M3 - Article
AN - SCOPUS:79960520892
SN - 1751-8660
VL - 5
SP - 521
EP - 528
JO - IET Electric Power Applications
JF - IET Electric Power Applications
IS - 6
ER -