Smart cache cleaning

Energy efficient vulnerability reduction in embedded processors

Reiley Jeyapaul, Aviral Shrivastava

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Incessant and rapid technology scaling has brought us to a point where todays, and future transistors are susceptible to transient errors induced by energy carrying particles, called soft errors. Within a processor, the sheer size and nature of data in the caches render it most vulnerable to electrical interferences on static data in the cache. Data in the cache is vulnerable to corruption by soft errors, for the time it remains in the cache. Write-through and earlywrite-back [17] cache configurations reduce the time for vulnerable data in the cache, at the cost of increased memory writes and therefore energy. We propose a smart cache cleaning methodology, that enables copying of only specific vulnerable cache blocks into the memory at chosen times, thereby ensuring data cache protection with minimal memory writes. Our experiments over LINPACK and Livermore benchmarks demonstrate 26% reduced energy-vulnerability product compared to that of hardware cache configurations.

Original languageEnglish (US)
Title of host publicationEmbedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11
Pages105-114
Number of pages10
DOIs
StatePublished - 2011
EventEmbedded Systems Week 2011, ESWEEK 2011 - 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11 - Taipei, Taiwan, Province of China
Duration: Oct 9 2011Oct 14 2011

Other

OtherEmbedded Systems Week 2011, ESWEEK 2011 - 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11
CountryTaiwan, Province of China
CityTaipei
Period10/9/1110/14/11

Fingerprint

Cleaning
Data storage equipment
Copying
Transistors
Hardware
Experiments

Keywords

  • Cache write-back
  • Energy efficient
  • Hybrid technique
  • Smart cache architecture
  • Soft error
  • Vulnerability

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Jeyapaul, R., & Shrivastava, A. (2011). Smart cache cleaning: Energy efficient vulnerability reduction in embedded processors. In Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11 (pp. 105-114) https://doi.org/10.1145/2038698.2038716

Smart cache cleaning : Energy efficient vulnerability reduction in embedded processors. / Jeyapaul, Reiley; Shrivastava, Aviral.

Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11. 2011. p. 105-114.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jeyapaul, R & Shrivastava, A 2011, Smart cache cleaning: Energy efficient vulnerability reduction in embedded processors. in Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11. pp. 105-114, Embedded Systems Week 2011, ESWEEK 2011 - 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11, Taipei, Taiwan, Province of China, 10/9/11. https://doi.org/10.1145/2038698.2038716
Jeyapaul R, Shrivastava A. Smart cache cleaning: Energy efficient vulnerability reduction in embedded processors. In Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11. 2011. p. 105-114 https://doi.org/10.1145/2038698.2038716
Jeyapaul, Reiley ; Shrivastava, Aviral. / Smart cache cleaning : Energy efficient vulnerability reduction in embedded processors. Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11. 2011. pp. 105-114
@inproceedings{2cdd5cfb9e464e0e86b5fae57b954c63,
title = "Smart cache cleaning: Energy efficient vulnerability reduction in embedded processors",
abstract = "Incessant and rapid technology scaling has brought us to a point where todays, and future transistors are susceptible to transient errors induced by energy carrying particles, called soft errors. Within a processor, the sheer size and nature of data in the caches render it most vulnerable to electrical interferences on static data in the cache. Data in the cache is vulnerable to corruption by soft errors, for the time it remains in the cache. Write-through and earlywrite-back [17] cache configurations reduce the time for vulnerable data in the cache, at the cost of increased memory writes and therefore energy. We propose a smart cache cleaning methodology, that enables copying of only specific vulnerable cache blocks into the memory at chosen times, thereby ensuring data cache protection with minimal memory writes. Our experiments over LINPACK and Livermore benchmarks demonstrate 26{\%} reduced energy-vulnerability product compared to that of hardware cache configurations.",
keywords = "Cache write-back, Energy efficient, Hybrid technique, Smart cache architecture, Soft error, Vulnerability",
author = "Reiley Jeyapaul and Aviral Shrivastava",
year = "2011",
doi = "10.1145/2038698.2038716",
language = "English (US)",
isbn = "9781450307130",
pages = "105--114",
booktitle = "Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11",

}

TY - GEN

T1 - Smart cache cleaning

T2 - Energy efficient vulnerability reduction in embedded processors

AU - Jeyapaul, Reiley

AU - Shrivastava, Aviral

PY - 2011

Y1 - 2011

N2 - Incessant and rapid technology scaling has brought us to a point where todays, and future transistors are susceptible to transient errors induced by energy carrying particles, called soft errors. Within a processor, the sheer size and nature of data in the caches render it most vulnerable to electrical interferences on static data in the cache. Data in the cache is vulnerable to corruption by soft errors, for the time it remains in the cache. Write-through and earlywrite-back [17] cache configurations reduce the time for vulnerable data in the cache, at the cost of increased memory writes and therefore energy. We propose a smart cache cleaning methodology, that enables copying of only specific vulnerable cache blocks into the memory at chosen times, thereby ensuring data cache protection with minimal memory writes. Our experiments over LINPACK and Livermore benchmarks demonstrate 26% reduced energy-vulnerability product compared to that of hardware cache configurations.

AB - Incessant and rapid technology scaling has brought us to a point where todays, and future transistors are susceptible to transient errors induced by energy carrying particles, called soft errors. Within a processor, the sheer size and nature of data in the caches render it most vulnerable to electrical interferences on static data in the cache. Data in the cache is vulnerable to corruption by soft errors, for the time it remains in the cache. Write-through and earlywrite-back [17] cache configurations reduce the time for vulnerable data in the cache, at the cost of increased memory writes and therefore energy. We propose a smart cache cleaning methodology, that enables copying of only specific vulnerable cache blocks into the memory at chosen times, thereby ensuring data cache protection with minimal memory writes. Our experiments over LINPACK and Livermore benchmarks demonstrate 26% reduced energy-vulnerability product compared to that of hardware cache configurations.

KW - Cache write-back

KW - Energy efficient

KW - Hybrid technique

KW - Smart cache architecture

KW - Soft error

KW - Vulnerability

UR - http://www.scopus.com/inward/record.url?scp=81255140985&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=81255140985&partnerID=8YFLogxK

U2 - 10.1145/2038698.2038716

DO - 10.1145/2038698.2038716

M3 - Conference contribution

SN - 9781450307130

SP - 105

EP - 114

BT - Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11

ER -