TY - GEN
T1 - Six and seven transistor leakage suppressed SRAM cells with improved read stability
AU - Badrudduza, Sayeed A.
AU - Clark, Lawrence T.
PY - 2007/1/1
Y1 - 2007/1/1
N2 - Static random access memories with six and seven transistor cells that maintain full static noise margin during read operation and reside in low leakage voltage collapsed state when unselected are presented. The memory test circuits are fabricated on a 0.13 μm CMOS process technology. The cells are 11% larger than a conventional SRAM cell drawn to the same design rules. Measured test results verify the power, speed, and usable range of power supply voltages for the designs.
AB - Static random access memories with six and seven transistor cells that maintain full static noise margin during read operation and reside in low leakage voltage collapsed state when unselected are presented. The memory test circuits are fabricated on a 0.13 μm CMOS process technology. The cells are 11% larger than a conventional SRAM cell drawn to the same design rules. Measured test results verify the power, speed, and usable range of power supply voltages for the designs.
UR - http://www.scopus.com/inward/record.url?scp=39549111303&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=39549111303&partnerID=8YFLogxK
U2 - 10.1109/CICC.2007.4405719
DO - 10.1109/CICC.2007.4405719
M3 - Conference contribution
AN - SCOPUS:39549111303
SN - 1424407869
SN - 9781424407866
T3 - Proceedings of the Custom Integrated Circuits Conference
SP - 225
EP - 228
BT - Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2007 IEEE Custom Integrated Circuits Conference, CICC
Y2 - 16 September 2007 through 19 September 2007
ER -