TY - GEN
T1 - Simulation and inverse modeling of TEOS deposition processes using a fast level set method
AU - Heitzinger, C.
AU - Fugger, J.
AU - Häberlen, O.
AU - Selberherr, S.
N1 - Publisher Copyright:
© 2002 Japan Soc. of Applied Physics.
PY - 2002
Y1 - 2002
N2 - Deposition and etching of silicon trenches is an important manufacturing step for state of the art memory cells. Understanding and simulating the transport of gas species and surface evolution enables to achieve void-less filling of deep trenches, to predict the resulting profiles, and thus to optimize process parameters with respect to manufacturing throughput and the quality of the resulting memory cells. For the simulation of the SiO2 deposition process from TEOS (Tetraethoxysilane), the level set method was used in addition to physical models. The level set algorithm devised minimizes computational effort while ensuring high accuracy by intertwining narrow banding and extending the speed function. In order to make the predictions of the simulation more accurate, model parameters were extracted by comparing the step coverages of the deposited layers in the simulation with those of SEM (scanning electron microscope) images.
AB - Deposition and etching of silicon trenches is an important manufacturing step for state of the art memory cells. Understanding and simulating the transport of gas species and surface evolution enables to achieve void-less filling of deep trenches, to predict the resulting profiles, and thus to optimize process parameters with respect to manufacturing throughput and the quality of the resulting memory cells. For the simulation of the SiO2 deposition process from TEOS (Tetraethoxysilane), the level set method was used in addition to physical models. The level set algorithm devised minimizes computational effort while ensuring high accuracy by intertwining narrow banding and extending the speed function. In order to make the predictions of the simulation more accurate, model parameters were extracted by comparing the step coverages of the deposited layers in the simulation with those of SEM (scanning electron microscope) images.
KW - Computational modeling
KW - Etching
KW - Filling
KW - Inverse problems
KW - Level set
KW - Manufacturing processes
KW - Predictive models
KW - Scanning electron microscopy
KW - Silicon
KW - Virtual manufacturing
UR - http://www.scopus.com/inward/record.url?scp=4344642942&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=4344642942&partnerID=8YFLogxK
U2 - 10.1109/SISPAD.2002.1034549
DO - 10.1109/SISPAD.2002.1034549
M3 - Conference contribution
AN - SCOPUS:4344642942
T3 - International Conference on Simulation of Semiconductor Processes and Devices, SISPAD
SP - 191
EP - 194
BT - 2002 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2002
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2002
Y2 - 4 September 2002 through 6 September 2002
ER -