Abstract

State of the art 2D and 3D electro-thermal particle-based device simulators have been developed to investigate degradation in the on-current due to self-heating effects in fully-depleted SOI devices and nanowire transistors. For the fully-depleted SOI devices in which we have thin silicon slabs temperature and thickness dependent expression for the thermal conductivity data that agrees perfectly with Asheghi and co-workers experimental data is derived and implemented in the code. Regarding the thermal conductivity of the nanowire transistor, the experimental data of Li Shi and co-workers are used. We find that velocity saturation effect in both fully-depleted SOI and nanowire transistors is the main reason for the observation of smaller degradation due to selfheating effects. For the case of FD SOI devices, we find that crystallographic orientation plays role on the amount of current degradation. For the case of the nanowire transistors, we find that placement of contacts significantly affects the current degradation.

Original languageEnglish (US)
Title of host publication2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010
Pages389-394
Number of pages6
DOIs
StatePublished - 2010
Event2010 4th IEEE Nanotechnology Materials and Devices Conference, NMDC2010 - Monterey, CA, United States
Duration: Oct 12 2010Oct 15 2010

Other

Other2010 4th IEEE Nanotechnology Materials and Devices Conference, NMDC2010
CountryUnited States
CityMonterey, CA
Period10/12/1010/15/10

Fingerprint

Nanowires
Transistors
Heating
Degradation
Thermal conductivity
Silicon
Simulators
Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Materials Science (miscellaneous)

Cite this

Vasileska, D. (2010). Self-heating in SOI nano devices. In 2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010 (pp. 389-394). [5649608] https://doi.org/10.1109/NMDC.2010.5649608

Self-heating in SOI nano devices. / Vasileska, Dragica.

2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010. 2010. p. 389-394 5649608.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Vasileska, D 2010, Self-heating in SOI nano devices. in 2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010., 5649608, pp. 389-394, 2010 4th IEEE Nanotechnology Materials and Devices Conference, NMDC2010, Monterey, CA, United States, 10/12/10. https://doi.org/10.1109/NMDC.2010.5649608
Vasileska D. Self-heating in SOI nano devices. In 2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010. 2010. p. 389-394. 5649608 https://doi.org/10.1109/NMDC.2010.5649608
Vasileska, Dragica. / Self-heating in SOI nano devices. 2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010. 2010. pp. 389-394
@inproceedings{14afdfbdcb854e2e91b5e12f9602a6af,
title = "Self-heating in SOI nano devices",
abstract = "State of the art 2D and 3D electro-thermal particle-based device simulators have been developed to investigate degradation in the on-current due to self-heating effects in fully-depleted SOI devices and nanowire transistors. For the fully-depleted SOI devices in which we have thin silicon slabs temperature and thickness dependent expression for the thermal conductivity data that agrees perfectly with Asheghi and co-workers experimental data is derived and implemented in the code. Regarding the thermal conductivity of the nanowire transistor, the experimental data of Li Shi and co-workers are used. We find that velocity saturation effect in both fully-depleted SOI and nanowire transistors is the main reason for the observation of smaller degradation due to selfheating effects. For the case of FD SOI devices, we find that crystallographic orientation plays role on the amount of current degradation. For the case of the nanowire transistors, we find that placement of contacts significantly affects the current degradation.",
author = "Dragica Vasileska",
year = "2010",
doi = "10.1109/NMDC.2010.5649608",
language = "English (US)",
isbn = "9781424488964",
pages = "389--394",
booktitle = "2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010",

}

TY - GEN

T1 - Self-heating in SOI nano devices

AU - Vasileska, Dragica

PY - 2010

Y1 - 2010

N2 - State of the art 2D and 3D electro-thermal particle-based device simulators have been developed to investigate degradation in the on-current due to self-heating effects in fully-depleted SOI devices and nanowire transistors. For the fully-depleted SOI devices in which we have thin silicon slabs temperature and thickness dependent expression for the thermal conductivity data that agrees perfectly with Asheghi and co-workers experimental data is derived and implemented in the code. Regarding the thermal conductivity of the nanowire transistor, the experimental data of Li Shi and co-workers are used. We find that velocity saturation effect in both fully-depleted SOI and nanowire transistors is the main reason for the observation of smaller degradation due to selfheating effects. For the case of FD SOI devices, we find that crystallographic orientation plays role on the amount of current degradation. For the case of the nanowire transistors, we find that placement of contacts significantly affects the current degradation.

AB - State of the art 2D and 3D electro-thermal particle-based device simulators have been developed to investigate degradation in the on-current due to self-heating effects in fully-depleted SOI devices and nanowire transistors. For the fully-depleted SOI devices in which we have thin silicon slabs temperature and thickness dependent expression for the thermal conductivity data that agrees perfectly with Asheghi and co-workers experimental data is derived and implemented in the code. Regarding the thermal conductivity of the nanowire transistor, the experimental data of Li Shi and co-workers are used. We find that velocity saturation effect in both fully-depleted SOI and nanowire transistors is the main reason for the observation of smaller degradation due to selfheating effects. For the case of FD SOI devices, we find that crystallographic orientation plays role on the amount of current degradation. For the case of the nanowire transistors, we find that placement of contacts significantly affects the current degradation.

UR - http://www.scopus.com/inward/record.url?scp=78651472078&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78651472078&partnerID=8YFLogxK

U2 - 10.1109/NMDC.2010.5649608

DO - 10.1109/NMDC.2010.5649608

M3 - Conference contribution

AN - SCOPUS:78651472078

SN - 9781424488964

SP - 389

EP - 394

BT - 2010 IEEE Nanotechnology Materials and Devices Conference, NMDC2010

ER -