Rigorous extraction of process variations for 65nm CMOS design

Wei Zhao, Yu Cao, Frank Liu, Kanak Agarwal, Dhruva Acharyya, Sani Nassif, Kevin Nowka

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

Statistical circuit analysis and optimization are critical for robust nanoscale design. To accurately perform such analysis, primary process variation sources need to be identified and modeled for further circuit simulation. In this work, we present a rigorous method to extract process variations from in-situ IV measurements. Transistor statistics are collected from a test chip fabricated in a 65nm SOI process. We recognize gate length (L), threshold voltage (Vth) and mobility (μ) as the leading variation sources, due to the tremendous process challenge in lithography, channel doping, and stress. To decompose them, only three IV points are needed from the leakage and linear regions. Both L and Vth variations are normally distributed, with negligible spatial correlation. By including extracted variations in the nominal model file, we can accurately predict the change of drive current in all process corners. The new extraction method guarantees excellent model matching with hardware for further statistical circuit analysis.

Original languageEnglish (US)
Title of host publicationESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference
PublisherIEEE Computer Society
Pages89-92
Number of pages4
Volume2007
ISBN (Print)1424411238, 9781424411238
DOIs
StatePublished - 2008
EventESSDERC 2007 - 37th European Solid-State Device Research Conference - Munich, Germany
Duration: Sep 11 2007Sep 13 2007

Other

OtherESSDERC 2007 - 37th European Solid-State Device Research Conference
CountryGermany
CityMunich
Period9/11/079/13/07

Fingerprint

Electric network analysis
Circuit simulation
Threshold voltage
Lithography
Transistors
Doping (additives)
Statistics
Hardware

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Zhao, W., Cao, Y., Liu, F., Agarwal, K., Acharyya, D., Nassif, S., & Nowka, K. (2008). Rigorous extraction of process variations for 65nm CMOS design. In ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference (Vol. 2007, pp. 89-92). [4430886] IEEE Computer Society. https://doi.org/10.1109/ESSDERC.2007.4430886

Rigorous extraction of process variations for 65nm CMOS design. / Zhao, Wei; Cao, Yu; Liu, Frank; Agarwal, Kanak; Acharyya, Dhruva; Nassif, Sani; Nowka, Kevin.

ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference. Vol. 2007 IEEE Computer Society, 2008. p. 89-92 4430886.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhao, W, Cao, Y, Liu, F, Agarwal, K, Acharyya, D, Nassif, S & Nowka, K 2008, Rigorous extraction of process variations for 65nm CMOS design. in ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference. vol. 2007, 4430886, IEEE Computer Society, pp. 89-92, ESSDERC 2007 - 37th European Solid-State Device Research Conference, Munich, Germany, 9/11/07. https://doi.org/10.1109/ESSDERC.2007.4430886
Zhao W, Cao Y, Liu F, Agarwal K, Acharyya D, Nassif S et al. Rigorous extraction of process variations for 65nm CMOS design. In ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference. Vol. 2007. IEEE Computer Society. 2008. p. 89-92. 4430886 https://doi.org/10.1109/ESSDERC.2007.4430886
Zhao, Wei ; Cao, Yu ; Liu, Frank ; Agarwal, Kanak ; Acharyya, Dhruva ; Nassif, Sani ; Nowka, Kevin. / Rigorous extraction of process variations for 65nm CMOS design. ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference. Vol. 2007 IEEE Computer Society, 2008. pp. 89-92
@inproceedings{e442cf91a01b4982b8bfb4a09901ed8f,
title = "Rigorous extraction of process variations for 65nm CMOS design",
abstract = "Statistical circuit analysis and optimization are critical for robust nanoscale design. To accurately perform such analysis, primary process variation sources need to be identified and modeled for further circuit simulation. In this work, we present a rigorous method to extract process variations from in-situ IV measurements. Transistor statistics are collected from a test chip fabricated in a 65nm SOI process. We recognize gate length (L), threshold voltage (Vth) and mobility (μ) as the leading variation sources, due to the tremendous process challenge in lithography, channel doping, and stress. To decompose them, only three IV points are needed from the leakage and linear regions. Both L and Vth variations are normally distributed, with negligible spatial correlation. By including extracted variations in the nominal model file, we can accurately predict the change of drive current in all process corners. The new extraction method guarantees excellent model matching with hardware for further statistical circuit analysis.",
author = "Wei Zhao and Yu Cao and Frank Liu and Kanak Agarwal and Dhruva Acharyya and Sani Nassif and Kevin Nowka",
year = "2008",
doi = "10.1109/ESSDERC.2007.4430886",
language = "English (US)",
isbn = "1424411238",
volume = "2007",
pages = "89--92",
booktitle = "ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Rigorous extraction of process variations for 65nm CMOS design

AU - Zhao, Wei

AU - Cao, Yu

AU - Liu, Frank

AU - Agarwal, Kanak

AU - Acharyya, Dhruva

AU - Nassif, Sani

AU - Nowka, Kevin

PY - 2008

Y1 - 2008

N2 - Statistical circuit analysis and optimization are critical for robust nanoscale design. To accurately perform such analysis, primary process variation sources need to be identified and modeled for further circuit simulation. In this work, we present a rigorous method to extract process variations from in-situ IV measurements. Transistor statistics are collected from a test chip fabricated in a 65nm SOI process. We recognize gate length (L), threshold voltage (Vth) and mobility (μ) as the leading variation sources, due to the tremendous process challenge in lithography, channel doping, and stress. To decompose them, only three IV points are needed from the leakage and linear regions. Both L and Vth variations are normally distributed, with negligible spatial correlation. By including extracted variations in the nominal model file, we can accurately predict the change of drive current in all process corners. The new extraction method guarantees excellent model matching with hardware for further statistical circuit analysis.

AB - Statistical circuit analysis and optimization are critical for robust nanoscale design. To accurately perform such analysis, primary process variation sources need to be identified and modeled for further circuit simulation. In this work, we present a rigorous method to extract process variations from in-situ IV measurements. Transistor statistics are collected from a test chip fabricated in a 65nm SOI process. We recognize gate length (L), threshold voltage (Vth) and mobility (μ) as the leading variation sources, due to the tremendous process challenge in lithography, channel doping, and stress. To decompose them, only three IV points are needed from the leakage and linear regions. Both L and Vth variations are normally distributed, with negligible spatial correlation. By including extracted variations in the nominal model file, we can accurately predict the change of drive current in all process corners. The new extraction method guarantees excellent model matching with hardware for further statistical circuit analysis.

UR - http://www.scopus.com/inward/record.url?scp=39549103654&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39549103654&partnerID=8YFLogxK

U2 - 10.1109/ESSDERC.2007.4430886

DO - 10.1109/ESSDERC.2007.4430886

M3 - Conference contribution

SN - 1424411238

SN - 9781424411238

VL - 2007

SP - 89

EP - 92

BT - ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference

PB - IEEE Computer Society

ER -