Reverse-body bias and supply collapse for low effective standby power

Lawrence T. Clark, Michael Morrow, William Brown

Research output: Contribution to journalArticle

39 Citations (Scopus)

Abstract

Integrated circuits fabricated on a low-leakage process typically display lower performance due to the high threshold voltage (Vt) transistors. Higher performance microprocessors sacrifice power efficiency by decreasing Vt. We show that a processor built on a low Vt process can achieve the power-per-computation characteristics of one built using a high Vt process, by using a "drowsy" mode combining reverse body bias (RBB) and voltage collapse when idle. This approach also allows for higher peak performance, if needed. A simple power model is shown to accurately match the measured data; high-operational frequency is demonstrated when in active operation. The circuit techniques used to provide the RBB mode of operation are described and compared with other techniques such as multi-threshold CMOS. While both techniques can be effective for logic, the design effort for RBB is shown to be smaller, while reducing embedded static random access memory standby power without added size.

Original languageEnglish (US)
Pages (from-to)947-956
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume12
Issue number9
DOIs
StatePublished - Sep 2004

Fingerprint

Electric potential
Threshold voltage
Integrated circuits
Microprocessor chips
Transistors
Data storage equipment
Networks (circuits)

Keywords

  • Microprocessor
  • Power modeling
  • Reverse-body bias (RBB)
  • Transistor leakage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Reverse-body bias and supply collapse for low effective standby power. / Clark, Lawrence T.; Morrow, Michael; Brown, William.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 9, 09.2004, p. 947-956.

Research output: Contribution to journalArticle

Clark, Lawrence T. ; Morrow, Michael ; Brown, William. / Reverse-body bias and supply collapse for low effective standby power. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2004 ; Vol. 12, No. 9. pp. 947-956.
@article{642a1fdead574c8fabf7b44479848639,
title = "Reverse-body bias and supply collapse for low effective standby power",
abstract = "Integrated circuits fabricated on a low-leakage process typically display lower performance due to the high threshold voltage (Vt) transistors. Higher performance microprocessors sacrifice power efficiency by decreasing Vt. We show that a processor built on a low Vt process can achieve the power-per-computation characteristics of one built using a high Vt process, by using a {"}drowsy{"} mode combining reverse body bias (RBB) and voltage collapse when idle. This approach also allows for higher peak performance, if needed. A simple power model is shown to accurately match the measured data; high-operational frequency is demonstrated when in active operation. The circuit techniques used to provide the RBB mode of operation are described and compared with other techniques such as multi-threshold CMOS. While both techniques can be effective for logic, the design effort for RBB is shown to be smaller, while reducing embedded static random access memory standby power without added size.",
keywords = "Microprocessor, Power modeling, Reverse-body bias (RBB), Transistor leakage",
author = "Clark, {Lawrence T.} and Michael Morrow and William Brown",
year = "2004",
month = "9",
doi = "10.1109/TVLSI.2004.832930",
language = "English (US)",
volume = "12",
pages = "947--956",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - Reverse-body bias and supply collapse for low effective standby power

AU - Clark, Lawrence T.

AU - Morrow, Michael

AU - Brown, William

PY - 2004/9

Y1 - 2004/9

N2 - Integrated circuits fabricated on a low-leakage process typically display lower performance due to the high threshold voltage (Vt) transistors. Higher performance microprocessors sacrifice power efficiency by decreasing Vt. We show that a processor built on a low Vt process can achieve the power-per-computation characteristics of one built using a high Vt process, by using a "drowsy" mode combining reverse body bias (RBB) and voltage collapse when idle. This approach also allows for higher peak performance, if needed. A simple power model is shown to accurately match the measured data; high-operational frequency is demonstrated when in active operation. The circuit techniques used to provide the RBB mode of operation are described and compared with other techniques such as multi-threshold CMOS. While both techniques can be effective for logic, the design effort for RBB is shown to be smaller, while reducing embedded static random access memory standby power without added size.

AB - Integrated circuits fabricated on a low-leakage process typically display lower performance due to the high threshold voltage (Vt) transistors. Higher performance microprocessors sacrifice power efficiency by decreasing Vt. We show that a processor built on a low Vt process can achieve the power-per-computation characteristics of one built using a high Vt process, by using a "drowsy" mode combining reverse body bias (RBB) and voltage collapse when idle. This approach also allows for higher peak performance, if needed. A simple power model is shown to accurately match the measured data; high-operational frequency is demonstrated when in active operation. The circuit techniques used to provide the RBB mode of operation are described and compared with other techniques such as multi-threshold CMOS. While both techniques can be effective for logic, the design effort for RBB is shown to be smaller, while reducing embedded static random access memory standby power without added size.

KW - Microprocessor

KW - Power modeling

KW - Reverse-body bias (RBB)

KW - Transistor leakage

UR - http://www.scopus.com/inward/record.url?scp=4544335291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544335291&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2004.832930

DO - 10.1109/TVLSI.2004.832930

M3 - Article

AN - SCOPUS:4544335291

VL - 12

SP - 947

EP - 956

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 9

ER -