ReMAP: Reuse and memory access cost aware eviction policy for last level cache management

Akhil Arunkumar, Carole-Jean Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

To mitigate the significant main memory access latency in modern chip multiprocessors, multi-level on-chip caches are used to bridge the gap by retaining frequently used data closer to the processor cores. Such dependence on the last-level cache (LLC) has motivated numerous innovations in cache management schemes. However, most prior works focus their efforts on optimizing cache miss counts experienced by applications, irrespective of the interactions between the LLC and other components in the memory hierarchy such as the main memory. This results in sub-optimal performance improvements, since reducing miss rates does not directly translate to increased IPC performance. In this paper, we show that in addition to the recency information provided by the cache replacement policy, post eviction reuse distance (PERD) and main memory access latency cost are useful to make better-informed eviction decisions at the LLC. We propose ReMAP, Reuse and Memory Access Cost aware eviction policy, that takes reuse characteristics and memory access behavior into consideration when making eviction decisions. ReMAP achieves higher performance compared to prior works. Our full-system simulation results show that ReMAP reduces the number of misses of SPEC2006 applications by as much as 13% over the baseline LRU replacement and by an average of 6.5% while MLP-aware replacement and DRRIP reduce the miss counts by -0.7% and 5% respectively. More importantly, ReMAP achieves an average of 4.6% IPC performance gain across the SPEC2006 applications while MLP-aware replacement and DRRIP see only 1.8% and 2.3% respectively.

Original languageEnglish (US)
Title of host publication2014 32nd IEEE International Conference on Computer Design, ICCD 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages110-117
Number of pages8
ISBN (Print)9781479964925
DOIs
StatePublished - Dec 3 2014
Event32nd IEEE International Conference on Computer Design, ICCD 2014 - Seoul, Korea, Republic of
Duration: Oct 19 2014Oct 22 2014

Other

Other32nd IEEE International Conference on Computer Design, ICCD 2014
CountryKorea, Republic of
CitySeoul
Period10/19/1410/22/14

Fingerprint

Data storage equipment
Costs
Innovation
Decision making

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Computer Science Applications

Cite this

Arunkumar, A., & Wu, C-J. (2014). ReMAP: Reuse and memory access cost aware eviction policy for last level cache management. In 2014 32nd IEEE International Conference on Computer Design, ICCD 2014 (pp. 110-117). [6974670] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCD.2014.6974670

ReMAP : Reuse and memory access cost aware eviction policy for last level cache management. / Arunkumar, Akhil; Wu, Carole-Jean.

2014 32nd IEEE International Conference on Computer Design, ICCD 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 110-117 6974670.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Arunkumar, A & Wu, C-J 2014, ReMAP: Reuse and memory access cost aware eviction policy for last level cache management. in 2014 32nd IEEE International Conference on Computer Design, ICCD 2014., 6974670, Institute of Electrical and Electronics Engineers Inc., pp. 110-117, 32nd IEEE International Conference on Computer Design, ICCD 2014, Seoul, Korea, Republic of, 10/19/14. https://doi.org/10.1109/ICCD.2014.6974670
Arunkumar A, Wu C-J. ReMAP: Reuse and memory access cost aware eviction policy for last level cache management. In 2014 32nd IEEE International Conference on Computer Design, ICCD 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 110-117. 6974670 https://doi.org/10.1109/ICCD.2014.6974670
Arunkumar, Akhil ; Wu, Carole-Jean. / ReMAP : Reuse and memory access cost aware eviction policy for last level cache management. 2014 32nd IEEE International Conference on Computer Design, ICCD 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 110-117
@inproceedings{31a5dbf42c5542358e60ff57f92ef447,
title = "ReMAP: Reuse and memory access cost aware eviction policy for last level cache management",
abstract = "To mitigate the significant main memory access latency in modern chip multiprocessors, multi-level on-chip caches are used to bridge the gap by retaining frequently used data closer to the processor cores. Such dependence on the last-level cache (LLC) has motivated numerous innovations in cache management schemes. However, most prior works focus their efforts on optimizing cache miss counts experienced by applications, irrespective of the interactions between the LLC and other components in the memory hierarchy such as the main memory. This results in sub-optimal performance improvements, since reducing miss rates does not directly translate to increased IPC performance. In this paper, we show that in addition to the recency information provided by the cache replacement policy, post eviction reuse distance (PERD) and main memory access latency cost are useful to make better-informed eviction decisions at the LLC. We propose ReMAP, Reuse and Memory Access Cost aware eviction policy, that takes reuse characteristics and memory access behavior into consideration when making eviction decisions. ReMAP achieves higher performance compared to prior works. Our full-system simulation results show that ReMAP reduces the number of misses of SPEC2006 applications by as much as 13{\%} over the baseline LRU replacement and by an average of 6.5{\%} while MLP-aware replacement and DRRIP reduce the miss counts by -0.7{\%} and 5{\%} respectively. More importantly, ReMAP achieves an average of 4.6{\%} IPC performance gain across the SPEC2006 applications while MLP-aware replacement and DRRIP see only 1.8{\%} and 2.3{\%} respectively.",
author = "Akhil Arunkumar and Carole-Jean Wu",
year = "2014",
month = "12",
day = "3",
doi = "10.1109/ICCD.2014.6974670",
language = "English (US)",
isbn = "9781479964925",
pages = "110--117",
booktitle = "2014 32nd IEEE International Conference on Computer Design, ICCD 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - ReMAP

T2 - Reuse and memory access cost aware eviction policy for last level cache management

AU - Arunkumar, Akhil

AU - Wu, Carole-Jean

PY - 2014/12/3

Y1 - 2014/12/3

N2 - To mitigate the significant main memory access latency in modern chip multiprocessors, multi-level on-chip caches are used to bridge the gap by retaining frequently used data closer to the processor cores. Such dependence on the last-level cache (LLC) has motivated numerous innovations in cache management schemes. However, most prior works focus their efforts on optimizing cache miss counts experienced by applications, irrespective of the interactions between the LLC and other components in the memory hierarchy such as the main memory. This results in sub-optimal performance improvements, since reducing miss rates does not directly translate to increased IPC performance. In this paper, we show that in addition to the recency information provided by the cache replacement policy, post eviction reuse distance (PERD) and main memory access latency cost are useful to make better-informed eviction decisions at the LLC. We propose ReMAP, Reuse and Memory Access Cost aware eviction policy, that takes reuse characteristics and memory access behavior into consideration when making eviction decisions. ReMAP achieves higher performance compared to prior works. Our full-system simulation results show that ReMAP reduces the number of misses of SPEC2006 applications by as much as 13% over the baseline LRU replacement and by an average of 6.5% while MLP-aware replacement and DRRIP reduce the miss counts by -0.7% and 5% respectively. More importantly, ReMAP achieves an average of 4.6% IPC performance gain across the SPEC2006 applications while MLP-aware replacement and DRRIP see only 1.8% and 2.3% respectively.

AB - To mitigate the significant main memory access latency in modern chip multiprocessors, multi-level on-chip caches are used to bridge the gap by retaining frequently used data closer to the processor cores. Such dependence on the last-level cache (LLC) has motivated numerous innovations in cache management schemes. However, most prior works focus their efforts on optimizing cache miss counts experienced by applications, irrespective of the interactions between the LLC and other components in the memory hierarchy such as the main memory. This results in sub-optimal performance improvements, since reducing miss rates does not directly translate to increased IPC performance. In this paper, we show that in addition to the recency information provided by the cache replacement policy, post eviction reuse distance (PERD) and main memory access latency cost are useful to make better-informed eviction decisions at the LLC. We propose ReMAP, Reuse and Memory Access Cost aware eviction policy, that takes reuse characteristics and memory access behavior into consideration when making eviction decisions. ReMAP achieves higher performance compared to prior works. Our full-system simulation results show that ReMAP reduces the number of misses of SPEC2006 applications by as much as 13% over the baseline LRU replacement and by an average of 6.5% while MLP-aware replacement and DRRIP reduce the miss counts by -0.7% and 5% respectively. More importantly, ReMAP achieves an average of 4.6% IPC performance gain across the SPEC2006 applications while MLP-aware replacement and DRRIP see only 1.8% and 2.3% respectively.

UR - http://www.scopus.com/inward/record.url?scp=84919630553&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84919630553&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2014.6974670

DO - 10.1109/ICCD.2014.6974670

M3 - Conference contribution

AN - SCOPUS:84919630553

SN - 9781479964925

SP - 110

EP - 117

BT - 2014 32nd IEEE International Conference on Computer Design, ICCD 2014

PB - Institute of Electrical and Electronics Engineers Inc.

ER -