TY - GEN
T1 - Regulation Control Design Techniques for Integrated Switched Capacitor Voltage Regulators
AU - Awais, Usama
AU - Seo, Jae Sun
N1 - Publisher Copyright:
© 2020 IEEE.
PY - 2020/8
Y1 - 2020/8
N2 - This paper presents and comprehensively compares various regulation control design techniques targeted to improve output voltage ripple, droop against load transients, and power efficiency of a 2:1 switched-capacitor voltage regulator (SCVR). Three unique SCVR schemes are designed in 40nm CMOS that provide enhanced tradeoffs over the baseline design. First, we present the divided reference slice scheme, which achieves the least droop (27.95 mV) and quickest recovery of 600 ps across a 10X load step. Second, the switch width modulation scheme is proposed to help in power reduction proportional to the load current. Third, a header-footer based current-mode control design scheme is presented which achieves up to 2X reduction in output voltage ripple compared to the baseline scheme. A peak efficiency of 87.6% is achieved at a load current of 44 mA.
AB - This paper presents and comprehensively compares various regulation control design techniques targeted to improve output voltage ripple, droop against load transients, and power efficiency of a 2:1 switched-capacitor voltage regulator (SCVR). Three unique SCVR schemes are designed in 40nm CMOS that provide enhanced tradeoffs over the baseline design. First, we present the divided reference slice scheme, which achieves the least droop (27.95 mV) and quickest recovery of 600 ps across a 10X load step. Second, the switch width modulation scheme is proposed to help in power reduction proportional to the load current. Third, a header-footer based current-mode control design scheme is presented which achieves up to 2X reduction in output voltage ripple compared to the baseline scheme. A peak efficiency of 87.6% is achieved at a load current of 44 mA.
KW - Integrated power management
KW - current mode control
KW - switched capacitor voltage converter
KW - voltage ripple
UR - http://www.scopus.com/inward/record.url?scp=85090592396&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85090592396&partnerID=8YFLogxK
U2 - 10.1109/MWSCAS48704.2020.9184654
DO - 10.1109/MWSCAS48704.2020.9184654
M3 - Conference contribution
AN - SCOPUS:85090592396
T3 - Midwest Symposium on Circuits and Systems
SP - 186
EP - 189
BT - 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems, MWSCAS 2020 - Proceedings
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 63rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2020
Y2 - 9 August 2020 through 12 August 2020
ER -