Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation

Aditya Gujja; Srivatsan Chellappa; Chandarasekaran Ramamurthy; Lawrence T. Clark

doi:10.1109/RADECS.2015.7365658

Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation

Aditya Gujja, Srivatsan Chellappa, Chandarasekaran Ramamurthy, Lawrence T. Clark

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Scopus citations

Abstract

An integrated methodology combining redundant clock tree synthesis and pulse clocked latches mitigates both SEU and SET with reduced power consumption. The approach utilizes commercial CAD tools. An advanced encryption system is implemented with the proposed design is compared to a previous design with non-redundant clock trees and local delay generation. The proposed approach reduces energy per operation by 18% over an improved version of the prior approach, with negligible area impact.

Original language	English (US)
Title of host publication	2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781509002313
DOIs	https://doi.org/10.1109/RADECS.2015.7365658
State	Published - Dec 24 2015
Event	15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015 - Moscow, Russian Federation Duration: Sep 14 2015 → Sep 18 2015

Publication series

Name	Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS
Volume	2015-December

Other

Other	15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015
Country/Territory	Russian Federation
City	Moscow
Period	9/14/15 → 9/18/15

Keywords

Flip-Flop
Multiple node charge collection
Single event transient
Single event upset
Temporal hardening
Triple mode redundancy

ASJC Scopus subject areas

Radiation
Electrical and Electronic Engineering

Access to Document

10.1109/RADECS.2015.7365658

Cite this

Gujja, A., Chellappa, S., Ramamurthy, C., & Clark, L. T. (2015). Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation. In 2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015 Article 7365658 (Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS; Vol. 2015-December). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/RADECS.2015.7365658

Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation. / Gujja, Aditya; Chellappa, Srivatsan; Ramamurthy, Chandarasekaran et al.
2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. 7365658 (Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS; Vol. 2015-December).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Gujja, A, Chellappa, S, Ramamurthy, C & Clark, LT 2015, Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation. in 2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015., 7365658, Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS, vol. 2015-December, Institute of Electrical and Electronics Engineers Inc., 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015, Moscow, Russian Federation, 9/14/15. https://doi.org/10.1109/RADECS.2015.7365658

Gujja A, Chellappa S, Ramamurthy C, Clark LT. Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation. In 2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015. Institute of Electrical and Electronics Engineers Inc. 2015. 7365658. (Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS). doi: 10.1109/RADECS.2015.7365658

Gujja, Aditya ; Chellappa, Srivatsan ; Ramamurthy, Chandarasekaran et al. / Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation. 2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. (Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS).

@inproceedings{1b19943825d3475bbe6d6d2f7f0beaad,

title = "Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation",

abstract = "An integrated methodology combining redundant clock tree synthesis and pulse clocked latches mitigates both SEU and SET with reduced power consumption. The approach utilizes commercial CAD tools. An advanced encryption system is implemented with the proposed design is compared to a previous design with non-redundant clock trees and local delay generation. The proposed approach reduces energy per operation by 18% over an improved version of the prior approach, with negligible area impact.",

keywords = "Flip-Flop, Multiple node charge collection, Single event transient, Single event upset, Temporal hardening, Triple mode redundancy",

author = "Aditya Gujja and Srivatsan Chellappa and Chandarasekaran Ramamurthy and Clark, {Lawrence T.}",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.; 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015 ; Conference date: 14-09-2015 Through 18-09-2015",

year = "2015",

month = dec,

day = "24",

doi = "10.1109/RADECS.2015.7365658",

language = "English (US)",

series = "Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015",

}

TY - GEN

T1 - Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation

AU - Gujja, Aditya

AU - Chellappa, Srivatsan

AU - Ramamurthy, Chandarasekaran

AU - Clark, Lawrence T.

PY - 2015/12/24

Y1 - 2015/12/24

N2 - An integrated methodology combining redundant clock tree synthesis and pulse clocked latches mitigates both SEU and SET with reduced power consumption. The approach utilizes commercial CAD tools. An advanced encryption system is implemented with the proposed design is compared to a previous design with non-redundant clock trees and local delay generation. The proposed approach reduces energy per operation by 18% over an improved version of the prior approach, with negligible area impact.

AB - An integrated methodology combining redundant clock tree synthesis and pulse clocked latches mitigates both SEU and SET with reduced power consumption. The approach utilizes commercial CAD tools. An advanced encryption system is implemented with the proposed design is compared to a previous design with non-redundant clock trees and local delay generation. The proposed approach reduces energy per operation by 18% over an improved version of the prior approach, with negligible area impact.

KW - Flip-Flop

KW - Multiple node charge collection

KW - Single event transient

KW - Single event upset

KW - Temporal hardening

KW - Triple mode redundancy

UR - http://www.scopus.com/inward/record.url?scp=84973369729&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84973369729&partnerID=8YFLogxK

U2 - 10.1109/RADECS.2015.7365658

DO - 10.1109/RADECS.2015.7365658

M3 - Conference contribution

AN - SCOPUS:84973369729

T3 - Proceedings of the European Conference on Radiation and its Effects on Components and Systems, RADECS

BT - 2015 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 15th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2015

Y2 - 14 September 2015 through 18 September 2015

ER -

Redundant skewed clocking of pulse-clocked latches for low power soft error mitigation

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this