Reducing functional unit power consumption and its variation using leakage sensors

Aviral Shrivastava, Deepa Kannan, Sarvesh Bhardwaj, Sarma Vrudhula

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Energy reduction of functional units (FUs) is a very important concern for high-end superscalar processors, not only because FUs consume a significant portion of processor energy, but also because they are one of the most important hotspots in the processor. In addition, the high sensitivity of leakage on temperature and process variation result in very high variation in the FU power consumption in different processor dies. Such high process variation reduces the parametric yield of processors. Consequently, reducing the FU power consumption and its variation is an important problem. However, existing FU power reduction techniques assumes all the FUs are similar, and do not consider the sensitivity of leakage on temperature. Consequently, they are not very effective in reducing the variation of FU power consumption. The advent of extremely small, yet accurate leakage sensors allow us to develop leakage-aware microarchitectural techniques to reduce both the power consumption and its variation among processor dies. Our leakage-aware operation-to-FU binding mechanism (LA-OFBM) and leakage-aware power gating (LA-PG) mechanisms reduce the mean and standard deviation of the total arithmetic logic unit (ALU) power consumption of the ALPHA 21364 by 34% and 59%, respectively. At the processor level, this translates to a 13% reduction in the total processor energy consumption, with a 24 °C reduction in the maximum ALU temperature.

Original languageEnglish (US)
Article number5337907
Pages (from-to)988-997
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume18
Issue number6
DOIs
StatePublished - Jun 2010

Fingerprint

Electric power utilization
Sensors
Temperature
Energy utilization

Keywords

  • Functional unit (FU) power reduction
  • Leakage
  • Process variations

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

Reducing functional unit power consumption and its variation using leakage sensors. / Shrivastava, Aviral; Kannan, Deepa; Bhardwaj, Sarvesh; Vrudhula, Sarma.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 6, 5337907, 06.2010, p. 988-997.

Research output: Contribution to journalArticle

@article{46f73f5b341941bf94e58e09a6f6c958,
title = "Reducing functional unit power consumption and its variation using leakage sensors",
abstract = "Energy reduction of functional units (FUs) is a very important concern for high-end superscalar processors, not only because FUs consume a significant portion of processor energy, but also because they are one of the most important hotspots in the processor. In addition, the high sensitivity of leakage on temperature and process variation result in very high variation in the FU power consumption in different processor dies. Such high process variation reduces the parametric yield of processors. Consequently, reducing the FU power consumption and its variation is an important problem. However, existing FU power reduction techniques assumes all the FUs are similar, and do not consider the sensitivity of leakage on temperature. Consequently, they are not very effective in reducing the variation of FU power consumption. The advent of extremely small, yet accurate leakage sensors allow us to develop leakage-aware microarchitectural techniques to reduce both the power consumption and its variation among processor dies. Our leakage-aware operation-to-FU binding mechanism (LA-OFBM) and leakage-aware power gating (LA-PG) mechanisms reduce the mean and standard deviation of the total arithmetic logic unit (ALU) power consumption of the ALPHA 21364 by 34{\%} and 59{\%}, respectively. At the processor level, this translates to a 13{\%} reduction in the total processor energy consumption, with a 24 °C reduction in the maximum ALU temperature.",
keywords = "Functional unit (FU) power reduction, Leakage, Process variations",
author = "Aviral Shrivastava and Deepa Kannan and Sarvesh Bhardwaj and Sarma Vrudhula",
year = "2010",
month = "6",
doi = "10.1109/TVLSI.2009.2019082",
language = "English (US)",
volume = "18",
pages = "988--997",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Reducing functional unit power consumption and its variation using leakage sensors

AU - Shrivastava, Aviral

AU - Kannan, Deepa

AU - Bhardwaj, Sarvesh

AU - Vrudhula, Sarma

PY - 2010/6

Y1 - 2010/6

N2 - Energy reduction of functional units (FUs) is a very important concern for high-end superscalar processors, not only because FUs consume a significant portion of processor energy, but also because they are one of the most important hotspots in the processor. In addition, the high sensitivity of leakage on temperature and process variation result in very high variation in the FU power consumption in different processor dies. Such high process variation reduces the parametric yield of processors. Consequently, reducing the FU power consumption and its variation is an important problem. However, existing FU power reduction techniques assumes all the FUs are similar, and do not consider the sensitivity of leakage on temperature. Consequently, they are not very effective in reducing the variation of FU power consumption. The advent of extremely small, yet accurate leakage sensors allow us to develop leakage-aware microarchitectural techniques to reduce both the power consumption and its variation among processor dies. Our leakage-aware operation-to-FU binding mechanism (LA-OFBM) and leakage-aware power gating (LA-PG) mechanisms reduce the mean and standard deviation of the total arithmetic logic unit (ALU) power consumption of the ALPHA 21364 by 34% and 59%, respectively. At the processor level, this translates to a 13% reduction in the total processor energy consumption, with a 24 °C reduction in the maximum ALU temperature.

AB - Energy reduction of functional units (FUs) is a very important concern for high-end superscalar processors, not only because FUs consume a significant portion of processor energy, but also because they are one of the most important hotspots in the processor. In addition, the high sensitivity of leakage on temperature and process variation result in very high variation in the FU power consumption in different processor dies. Such high process variation reduces the parametric yield of processors. Consequently, reducing the FU power consumption and its variation is an important problem. However, existing FU power reduction techniques assumes all the FUs are similar, and do not consider the sensitivity of leakage on temperature. Consequently, they are not very effective in reducing the variation of FU power consumption. The advent of extremely small, yet accurate leakage sensors allow us to develop leakage-aware microarchitectural techniques to reduce both the power consumption and its variation among processor dies. Our leakage-aware operation-to-FU binding mechanism (LA-OFBM) and leakage-aware power gating (LA-PG) mechanisms reduce the mean and standard deviation of the total arithmetic logic unit (ALU) power consumption of the ALPHA 21364 by 34% and 59%, respectively. At the processor level, this translates to a 13% reduction in the total processor energy consumption, with a 24 °C reduction in the maximum ALU temperature.

KW - Functional unit (FU) power reduction

KW - Leakage

KW - Process variations

UR - http://www.scopus.com/inward/record.url?scp=77952954405&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77952954405&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2009.2019082

DO - 10.1109/TVLSI.2009.2019082

M3 - Article

AN - SCOPUS:77952954405

VL - 18

SP - 988

EP - 997

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 6

M1 - 5337907

ER -