Reducing energy and increasing performance with traffic optimization in many-core systems

George B.P. Bezerra, Stephanie Forrest, Payman Zarkesh-Ha

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

As the number of cores on a die continues to increase, it is necessary to optimize the traffic patterns of applications in order to minimize power consumption and maximize performance. We present a new approach for traffic optimization in many-core systems, which targets communication locality and load-balancing. Our approach works by mapping memory blocks to physical locations on the chip that are close to cores that access them, and by enforcing load balance by limiting the number of blocks mapped to each location. Communication locality reduces the average distance traveled by packets, which minimizes power and increases performance. Load-balancing avoids hotspots and improves cache utilization. Rather than treating every application in the same way, our method uses available information to produce mappings that are specially tuned for individual applications. Simulations performed on a 64-core system show a reduction in dynamic energy consumption of up to 81.6% and of 45.5% on average, and gains in performance of up to 13.2% on scientific benchmarks.

Original languageEnglish (US)
Title of host publication2011 13th International Workshop on System Level Interconnect Prediction, SLIP 2011
DOIs
StatePublished - Dec 1 2011
Externally publishedYes
Event2011 13th International Workshop on System Level Interconnect Prediction, SLIP 2011 - San Diego, CA, United States
Duration: Jun 5 2011Jun 5 2011

Publication series

NameInternational Workshop on System Level Interconnect Prediction, SLIP

Other

Other2011 13th International Workshop on System Level Interconnect Prediction, SLIP 2011
CountryUnited States
CitySan Diego, CA
Period6/5/116/5/11

Keywords

  • Traffic optimization
  • communication graph
  • communication locality
  • load-balancing
  • many-core
  • memory-block mapping
  • non-uniform cache access

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Applied Mathematics

Fingerprint Dive into the research topics of 'Reducing energy and increasing performance with traffic optimization in many-core systems'. Together they form a unique fingerprint.

  • Cite this

    Bezerra, G. B. P., Forrest, S., & Zarkesh-Ha, P. (2011). Reducing energy and increasing performance with traffic optimization in many-core systems. In 2011 13th International Workshop on System Level Interconnect Prediction, SLIP 2011 [6135429] (International Workshop on System Level Interconnect Prediction, SLIP). https://doi.org/10.1109/SLIP.2011.6135429