Reconfigurable embedded media processors

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The rapid proliferation of embedded multimedia applications necessitates efficient implementations which satisfy the computing demands of the various media processing algorithms. Several hardware and software solutions for media processing have appeared in the recent literature. The complexity, variety of techniques and tools associated with multimedia processing points to the opportunities for reconfigurable computing devices. These devices will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment. In order to understand the static and dynamic nature of media processing techniques, there is a need to first perform a detailed complexity analysis on the set of candidate algorithms that encompass multimedia processing. This in turn will facilitate the design of a reconfigurable embedded hardware system. In this paper, we present a summary of the various implementation alternatives for media processing followed by the proposed approach for designing reconfigurable processors. We have chosen the latest multimedia standard namely, MPEG 4 as an example to demonstrate the potential for reconfigurability.

Original languageEnglish (US)
Title of host publicationIEEE International Performance, Computing and Communications Conference, Proceedings
Pages293-298
Number of pages6
StatePublished - 2001
Event20th IEEE International Performance, Computing, and Communications Conference - Phoenix, AZ, United States
Duration: Apr 4 2001Apr 6 2001

Other

Other20th IEEE International Performance, Computing, and Communications Conference
CountryUnited States
CityPhoenix, AZ
Period4/4/014/6/01

Fingerprint

Processing
Hardware
Motion Picture Experts Group standards

ASJC Scopus subject areas

  • Media Technology

Cite this

Panchanathan, S. (2001). Reconfigurable embedded media processors. In IEEE International Performance, Computing and Communications Conference, Proceedings (pp. 293-298)

Reconfigurable embedded media processors. / Panchanathan, Sethuraman.

IEEE International Performance, Computing and Communications Conference, Proceedings. 2001. p. 293-298.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Panchanathan, S 2001, Reconfigurable embedded media processors. in IEEE International Performance, Computing and Communications Conference, Proceedings. pp. 293-298, 20th IEEE International Performance, Computing, and Communications Conference, Phoenix, AZ, United States, 4/4/01.
Panchanathan S. Reconfigurable embedded media processors. In IEEE International Performance, Computing and Communications Conference, Proceedings. 2001. p. 293-298
Panchanathan, Sethuraman. / Reconfigurable embedded media processors. IEEE International Performance, Computing and Communications Conference, Proceedings. 2001. pp. 293-298
@inproceedings{78f7c53e269f48ada6b289580acb443f,
title = "Reconfigurable embedded media processors",
abstract = "The rapid proliferation of embedded multimedia applications necessitates efficient implementations which satisfy the computing demands of the various media processing algorithms. Several hardware and software solutions for media processing have appeared in the recent literature. The complexity, variety of techniques and tools associated with multimedia processing points to the opportunities for reconfigurable computing devices. These devices will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment. In order to understand the static and dynamic nature of media processing techniques, there is a need to first perform a detailed complexity analysis on the set of candidate algorithms that encompass multimedia processing. This in turn will facilitate the design of a reconfigurable embedded hardware system. In this paper, we present a summary of the various implementation alternatives for media processing followed by the proposed approach for designing reconfigurable processors. We have chosen the latest multimedia standard namely, MPEG 4 as an example to demonstrate the potential for reconfigurability.",
author = "Sethuraman Panchanathan",
year = "2001",
language = "English (US)",
pages = "293--298",
booktitle = "IEEE International Performance, Computing and Communications Conference, Proceedings",

}

TY - GEN

T1 - Reconfigurable embedded media processors

AU - Panchanathan, Sethuraman

PY - 2001

Y1 - 2001

N2 - The rapid proliferation of embedded multimedia applications necessitates efficient implementations which satisfy the computing demands of the various media processing algorithms. Several hardware and software solutions for media processing have appeared in the recent literature. The complexity, variety of techniques and tools associated with multimedia processing points to the opportunities for reconfigurable computing devices. These devices will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment. In order to understand the static and dynamic nature of media processing techniques, there is a need to first perform a detailed complexity analysis on the set of candidate algorithms that encompass multimedia processing. This in turn will facilitate the design of a reconfigurable embedded hardware system. In this paper, we present a summary of the various implementation alternatives for media processing followed by the proposed approach for designing reconfigurable processors. We have chosen the latest multimedia standard namely, MPEG 4 as an example to demonstrate the potential for reconfigurability.

AB - The rapid proliferation of embedded multimedia applications necessitates efficient implementations which satisfy the computing demands of the various media processing algorithms. Several hardware and software solutions for media processing have appeared in the recent literature. The complexity, variety of techniques and tools associated with multimedia processing points to the opportunities for reconfigurable computing devices. These devices will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment. In order to understand the static and dynamic nature of media processing techniques, there is a need to first perform a detailed complexity analysis on the set of candidate algorithms that encompass multimedia processing. This in turn will facilitate the design of a reconfigurable embedded hardware system. In this paper, we present a summary of the various implementation alternatives for media processing followed by the proposed approach for designing reconfigurable processors. We have chosen the latest multimedia standard namely, MPEG 4 as an example to demonstrate the potential for reconfigurability.

UR - http://www.scopus.com/inward/record.url?scp=0035010845&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035010845&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0035010845

SP - 293

EP - 298

BT - IEEE International Performance, Computing and Communications Conference, Proceedings

ER -