Real-time VLSI architecture for video compression

O. Fatemi; S. Panchanathan

doi:10.1109/CCECE.1995.528091

Real-time VLSI architecture for video compression

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Video compression is becoming increasingly important in several applications. Vector quantization (VQ) is a powerful technique for very low bit rate image/video compression and is an attractive technique for mobile multimedia applications. Adaptive VQ techniques provide an excellent coding performance at the expense of significant increases in computational complexity making real-time implementation difficult. In this paper, we propose a VLSI chip-set design to implement a high performance cache based (adaptive) VQ (CVQ) technique using VHDL for real-time video compression.

Original language	English (US)
Title of host publication	Canadian Conference on Electrical and Computer Engineering
Publisher	IEEE
Pages	128-131
Number of pages	4
Volume	1
ISBN (Print)	0780327667
DOIs	https://doi.org/10.1109/CCECE.1995.528091
State	Published - 1995
Externally published	Yes
Event	Proceedings of the 1995 Canadian Conference on Electrical and Computer Engineering. Part 1 (of 2) - Montreal, Can Duration: Sep 5 1995 → Sep 8 1995

Other

Other	Proceedings of the 1995 Canadian Conference on Electrical and Computer Engineering. Part 1 (of 2)
City	Montreal, Can
Period	9/5/95 → 9/8/95

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/CCECE.1995.528091

Cite this

@inproceedings{ebb6796c0f324b0f959f3d039b001a6d,

title = "Real-time VLSI architecture for video compression",

abstract = "Video compression is becoming increasingly important in several applications. Vector quantization (VQ) is a powerful technique for very low bit rate image/video compression and is an attractive technique for mobile multimedia applications. Adaptive VQ techniques provide an excellent coding performance at the expense of significant increases in computational complexity making real-time implementation difficult. In this paper, we propose a VLSI chip-set design to implement a high performance cache based (adaptive) VQ (CVQ) technique using VHDL for real-time video compression.",

author = "O. Fatemi and S. Panchanathan",

year = "1995",

doi = "10.1109/CCECE.1995.528091",

language = "English (US)",

isbn = "0780327667",

volume = "1",

pages = "128--131",

booktitle = "Canadian Conference on Electrical and Computer Engineering",

publisher = "IEEE",

note = "Proceedings of the 1995 Canadian Conference on Electrical and Computer Engineering. Part 1 (of 2) ; Conference date: 05-09-1995 Through 08-09-1995",

}

TY - GEN

T1 - Real-time VLSI architecture for video compression

AU - Fatemi, O.

AU - Panchanathan, S.

PY - 1995

Y1 - 1995

N2 - Video compression is becoming increasingly important in several applications. Vector quantization (VQ) is a powerful technique for very low bit rate image/video compression and is an attractive technique for mobile multimedia applications. Adaptive VQ techniques provide an excellent coding performance at the expense of significant increases in computational complexity making real-time implementation difficult. In this paper, we propose a VLSI chip-set design to implement a high performance cache based (adaptive) VQ (CVQ) technique using VHDL for real-time video compression.

AB - Video compression is becoming increasingly important in several applications. Vector quantization (VQ) is a powerful technique for very low bit rate image/video compression and is an attractive technique for mobile multimedia applications. Adaptive VQ techniques provide an excellent coding performance at the expense of significant increases in computational complexity making real-time implementation difficult. In this paper, we propose a VLSI chip-set design to implement a high performance cache based (adaptive) VQ (CVQ) technique using VHDL for real-time video compression.

UR - http://www.scopus.com/inward/record.url?scp=0029483787&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029483787&partnerID=8YFLogxK

U2 - 10.1109/CCECE.1995.528091

DO - 10.1109/CCECE.1995.528091

M3 - Conference contribution

AN - SCOPUS:0029483787

SN - 0780327667

VL - 1

SP - 128

EP - 131

BT - Canadian Conference on Electrical and Computer Engineering

PB - IEEE

T2 - Proceedings of the 1995 Canadian Conference on Electrical and Computer Engineering. Part 1 (of 2)

Y2 - 5 September 1995 through 8 September 1995

ER -

Real-time VLSI architecture for video compression

Abstract

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this