Quasi-Analytical Model of 3-D Vertical-RRAM Array Architecture for MB-Level Design

Zhiwei Li, Pai Yu Chen, Haijun Liu, Qingjiang Li, Hui Xu, Shimeng Yu

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

This paper addresses the design challenges of simulating the 3-D vertical-resistive random access memory (V-RRAM) toward MB-level. The interconnect IR drop and sneak paths are known to be the limiting factors for building large-scale V-RRAM arrays. The previous approach to evaluate the write/read margin of V-RRAM was based on the exhaustive SPICE simulations, which prohibits the design exploration to MB-level as it takes huge amount of computation resources. In this paper, a quasi-analytical model is proposed, which aims to reduce the simulation time and the required memory usage. Through the validation with the SPICE simulation results, the proposed model shows a similar accuracy. Based on the proposed quasi-analytical model, the worst case data pattern of 3-D V-RRAM with large array size up to 4 MB is analyzed. The results show that it is more efficient to increase the number of stack layers than expanding the horizontal array size to achieve large subarray size.

Original languageEnglish (US)
Article number7859466
Pages (from-to)1568-1574
Number of pages7
JournalIEEE Transactions on Electron Devices
Volume64
Issue number4
DOIs
StatePublished - Apr 1 2017

Fingerprint

Analytical models
Data storage equipment
SPICE
RRAM

Keywords

  • 3-D integration
  • Cross-point array
  • Data pattern
  • Nonlinearity
  • Resistive random access memory (RRAM)
  • Sneak path

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Quasi-Analytical Model of 3-D Vertical-RRAM Array Architecture for MB-Level Design. / Li, Zhiwei; Chen, Pai Yu; Liu, Haijun; Li, Qingjiang; Xu, Hui; Yu, Shimeng.

In: IEEE Transactions on Electron Devices, Vol. 64, No. 4, 7859466, 01.04.2017, p. 1568-1574.

Research output: Contribution to journalArticle

Li, Zhiwei ; Chen, Pai Yu ; Liu, Haijun ; Li, Qingjiang ; Xu, Hui ; Yu, Shimeng. / Quasi-Analytical Model of 3-D Vertical-RRAM Array Architecture for MB-Level Design. In: IEEE Transactions on Electron Devices. 2017 ; Vol. 64, No. 4. pp. 1568-1574.
@article{4c22274fedd24b9a939d6cbc3468f4da,
title = "Quasi-Analytical Model of 3-D Vertical-RRAM Array Architecture for MB-Level Design",
abstract = "This paper addresses the design challenges of simulating the 3-D vertical-resistive random access memory (V-RRAM) toward MB-level. The interconnect IR drop and sneak paths are known to be the limiting factors for building large-scale V-RRAM arrays. The previous approach to evaluate the write/read margin of V-RRAM was based on the exhaustive SPICE simulations, which prohibits the design exploration to MB-level as it takes huge amount of computation resources. In this paper, a quasi-analytical model is proposed, which aims to reduce the simulation time and the required memory usage. Through the validation with the SPICE simulation results, the proposed model shows a similar accuracy. Based on the proposed quasi-analytical model, the worst case data pattern of 3-D V-RRAM with large array size up to 4 MB is analyzed. The results show that it is more efficient to increase the number of stack layers than expanding the horizontal array size to achieve large subarray size.",
keywords = "3-D integration, Cross-point array, Data pattern, Nonlinearity, Resistive random access memory (RRAM), Sneak path",
author = "Zhiwei Li and Chen, {Pai Yu} and Haijun Liu and Qingjiang Li and Hui Xu and Shimeng Yu",
year = "2017",
month = "4",
day = "1",
doi = "10.1109/TED.2017.2665642",
language = "English (US)",
volume = "64",
pages = "1568--1574",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Quasi-Analytical Model of 3-D Vertical-RRAM Array Architecture for MB-Level Design

AU - Li, Zhiwei

AU - Chen, Pai Yu

AU - Liu, Haijun

AU - Li, Qingjiang

AU - Xu, Hui

AU - Yu, Shimeng

PY - 2017/4/1

Y1 - 2017/4/1

N2 - This paper addresses the design challenges of simulating the 3-D vertical-resistive random access memory (V-RRAM) toward MB-level. The interconnect IR drop and sneak paths are known to be the limiting factors for building large-scale V-RRAM arrays. The previous approach to evaluate the write/read margin of V-RRAM was based on the exhaustive SPICE simulations, which prohibits the design exploration to MB-level as it takes huge amount of computation resources. In this paper, a quasi-analytical model is proposed, which aims to reduce the simulation time and the required memory usage. Through the validation with the SPICE simulation results, the proposed model shows a similar accuracy. Based on the proposed quasi-analytical model, the worst case data pattern of 3-D V-RRAM with large array size up to 4 MB is analyzed. The results show that it is more efficient to increase the number of stack layers than expanding the horizontal array size to achieve large subarray size.

AB - This paper addresses the design challenges of simulating the 3-D vertical-resistive random access memory (V-RRAM) toward MB-level. The interconnect IR drop and sneak paths are known to be the limiting factors for building large-scale V-RRAM arrays. The previous approach to evaluate the write/read margin of V-RRAM was based on the exhaustive SPICE simulations, which prohibits the design exploration to MB-level as it takes huge amount of computation resources. In this paper, a quasi-analytical model is proposed, which aims to reduce the simulation time and the required memory usage. Through the validation with the SPICE simulation results, the proposed model shows a similar accuracy. Based on the proposed quasi-analytical model, the worst case data pattern of 3-D V-RRAM with large array size up to 4 MB is analyzed. The results show that it is more efficient to increase the number of stack layers than expanding the horizontal array size to achieve large subarray size.

KW - 3-D integration

KW - Cross-point array

KW - Data pattern

KW - Nonlinearity

KW - Resistive random access memory (RRAM)

KW - Sneak path

UR - http://www.scopus.com/inward/record.url?scp=85013628888&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85013628888&partnerID=8YFLogxK

U2 - 10.1109/TED.2017.2665642

DO - 10.1109/TED.2017.2665642

M3 - Article

AN - SCOPUS:85013628888

VL - 64

SP - 1568

EP - 1574

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 4

M1 - 7859466

ER -