Quadtree layouts and I/O bandwidth

S. Bhattacharya; S. Kirani; W. T. Tsai

doi:10.1142/S0129626495000217

Quadtree layouts and I/O bandwidth

S. Bhattacharya, S. Kirani, W. T. Tsai

Research output: Contribution to journal › Article › peer-review

Abstract

Quadtree data structure, popular in 2-D applications, has not been studied in the context of VLSI embedding. This paper proposes two generic layout strategies for quadtree layout. Layout attributes are derived with primary focus on area-I/O trade-off. We demonstrate a simple layout mixing strategy to obtain improved boundary I/O characteristics. This is followed by development of a recursive layout mixing strategy which yields an order of improvement.

Original language	English (US)
Pages (from-to)	231-240
Number of pages	10
Journal	Parallel processing letters
Volume	5
Issue number	2
DOIs	https://doi.org/10.1142/S0129626495000217
State	Published - 1995
Externally published	Yes

ASJC Scopus subject areas

Software
Theoretical Computer Science
Hardware and Architecture

Access to Document

10.1142/S0129626495000217

Cite this

@article{8a4c503890fc48d188e24d6943fde07b,

title = "Quadtree layouts and I/O bandwidth",

abstract = "Quadtree data structure, popular in 2-D applications, has not been studied in the context of VLSI embedding. This paper proposes two generic layout strategies for quadtree layout. Layout attributes are derived with primary focus on area-I/O trade-off. We demonstrate a simple layout mixing strategy to obtain improved boundary I/O characteristics. This is followed by development of a recursive layout mixing strategy which yields an order of improvement.",

author = "S. Bhattacharya and S. Kirani and Tsai, {W. T.}",

year = "1995",

doi = "10.1142/S0129626495000217",

language = "English (US)",

volume = "5",

pages = "231--240",

journal = "Parallel processing letters",

issn = "0129-6264",

publisher = "World Scientific Publishing Co. Pte Ltd",

number = "2",

}

TY - JOUR

T1 - Quadtree layouts and I/O bandwidth

AU - Bhattacharya, S.

AU - Kirani, S.

AU - Tsai, W. T.

PY - 1995

Y1 - 1995

N2 - Quadtree data structure, popular in 2-D applications, has not been studied in the context of VLSI embedding. This paper proposes two generic layout strategies for quadtree layout. Layout attributes are derived with primary focus on area-I/O trade-off. We demonstrate a simple layout mixing strategy to obtain improved boundary I/O characteristics. This is followed by development of a recursive layout mixing strategy which yields an order of improvement.

AB - Quadtree data structure, popular in 2-D applications, has not been studied in the context of VLSI embedding. This paper proposes two generic layout strategies for quadtree layout. Layout attributes are derived with primary focus on area-I/O trade-off. We demonstrate a simple layout mixing strategy to obtain improved boundary I/O characteristics. This is followed by development of a recursive layout mixing strategy which yields an order of improvement.

UR - http://www.scopus.com/inward/record.url?scp=0029311996&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029311996&partnerID=8YFLogxK

U2 - 10.1142/S0129626495000217

DO - 10.1142/S0129626495000217

M3 - Article

AN - SCOPUS:0029311996

SN - 0129-6264

VL - 5

SP - 231

EP - 240

JO - Parallel processing letters

JF - Parallel processing letters

IS - 2

ER -

Quadtree layouts and I/O bandwidth

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this