Programmable ANalog Device Array (PANDA): A platform for transistor-level analog reconfigurability

Rui Zheng, Jounghyuk Suh, Cheng Xu, Nagib Hakim, Bertan Bakkaloglu, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

The design and development of analog/mixed-signal (AMS) ICs is becoming increasingly expensive, complex, and lengthy. Lacking a reconfigurable platform, analog designers are denied the benefits of rapid prototyping, hardware emulation, and smooth migration to advanced technology nodes. To overcome these limitations, this work proposes a new approach that maps any AMS design problem to a transistor-level reconfigurable vehicle, thus enabling fast validation and a reduction in post-Silicon bugs, and minimizing design risk and costs. The unique features of the approach include: (1) transistor-level programmability that emulates each transistor behavior in an analog design, reproducing the system and achieving very fine granularity of reconfiguration; (2) programmable switches that are treated as a design component during analog transistor mapping, and optimized with the reconfiguration matrix; (3) parasitics reduction that leverages the aggressive scaling of CMOS technology. Based on these principles, a digitally controlled PANDA platform is designed at a 32nm node. Several 90nm analog blocks are successfully emulated with the 32nm platform, including a folded-cascode operational amplifier, a sample-and-hold module (S/H), and a voltage-controlled oscillator (VCO). A solid basis to future efforts on the architecture, hierarchical optimization, and related design automation tools is demonstrated.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
Pages322-327
Number of pages6
StatePublished - 2011
Event2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011 - San Diego, CA, United States
Duration: Jun 5 2011Jun 9 2011

Other

Other2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011
CountryUnited States
CitySan Diego, CA
Period6/5/116/9/11

Fingerprint

Reconfigurability
Transistors
Analogue
Reconfiguration
Design Automation
Operational amplifiers
Variable frequency oscillators
Rapid prototyping
Rapid Prototyping
Emulation
Vertex of a graph
Granularity
Leverage
Automation
Migration
Switches
Switch
Silicon
Hardware
Voltage

Keywords

  • Reconfigurable analog design
  • Scaling
  • Transistor

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Zheng, R., Suh, J., Xu, C., Hakim, N., Bakkaloglu, B., & Cao, Y. (2011). Programmable ANalog Device Array (PANDA): A platform for transistor-level analog reconfigurability. In Proceedings - Design Automation Conference (pp. 322-327). [5981952]

Programmable ANalog Device Array (PANDA) : A platform for transistor-level analog reconfigurability. / Zheng, Rui; Suh, Jounghyuk; Xu, Cheng; Hakim, Nagib; Bakkaloglu, Bertan; Cao, Yu.

Proceedings - Design Automation Conference. 2011. p. 322-327 5981952.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zheng, R, Suh, J, Xu, C, Hakim, N, Bakkaloglu, B & Cao, Y 2011, Programmable ANalog Device Array (PANDA): A platform for transistor-level analog reconfigurability. in Proceedings - Design Automation Conference., 5981952, pp. 322-327, 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011, San Diego, CA, United States, 6/5/11.
Zheng R, Suh J, Xu C, Hakim N, Bakkaloglu B, Cao Y. Programmable ANalog Device Array (PANDA): A platform for transistor-level analog reconfigurability. In Proceedings - Design Automation Conference. 2011. p. 322-327. 5981952
Zheng, Rui ; Suh, Jounghyuk ; Xu, Cheng ; Hakim, Nagib ; Bakkaloglu, Bertan ; Cao, Yu. / Programmable ANalog Device Array (PANDA) : A platform for transistor-level analog reconfigurability. Proceedings - Design Automation Conference. 2011. pp. 322-327
@inproceedings{f34894b0889b4c738955de7aeb6d7c22,
title = "Programmable ANalog Device Array (PANDA): A platform for transistor-level analog reconfigurability",
abstract = "The design and development of analog/mixed-signal (AMS) ICs is becoming increasingly expensive, complex, and lengthy. Lacking a reconfigurable platform, analog designers are denied the benefits of rapid prototyping, hardware emulation, and smooth migration to advanced technology nodes. To overcome these limitations, this work proposes a new approach that maps any AMS design problem to a transistor-level reconfigurable vehicle, thus enabling fast validation and a reduction in post-Silicon bugs, and minimizing design risk and costs. The unique features of the approach include: (1) transistor-level programmability that emulates each transistor behavior in an analog design, reproducing the system and achieving very fine granularity of reconfiguration; (2) programmable switches that are treated as a design component during analog transistor mapping, and optimized with the reconfiguration matrix; (3) parasitics reduction that leverages the aggressive scaling of CMOS technology. Based on these principles, a digitally controlled PANDA platform is designed at a 32nm node. Several 90nm analog blocks are successfully emulated with the 32nm platform, including a folded-cascode operational amplifier, a sample-and-hold module (S/H), and a voltage-controlled oscillator (VCO). A solid basis to future efforts on the architecture, hierarchical optimization, and related design automation tools is demonstrated.",
keywords = "Reconfigurable analog design, Scaling, Transistor",
author = "Rui Zheng and Jounghyuk Suh and Cheng Xu and Nagib Hakim and Bertan Bakkaloglu and Yu Cao",
year = "2011",
language = "English (US)",
isbn = "9781450306362",
pages = "322--327",
booktitle = "Proceedings - Design Automation Conference",

}

TY - GEN

T1 - Programmable ANalog Device Array (PANDA)

T2 - A platform for transistor-level analog reconfigurability

AU - Zheng, Rui

AU - Suh, Jounghyuk

AU - Xu, Cheng

AU - Hakim, Nagib

AU - Bakkaloglu, Bertan

AU - Cao, Yu

PY - 2011

Y1 - 2011

N2 - The design and development of analog/mixed-signal (AMS) ICs is becoming increasingly expensive, complex, and lengthy. Lacking a reconfigurable platform, analog designers are denied the benefits of rapid prototyping, hardware emulation, and smooth migration to advanced technology nodes. To overcome these limitations, this work proposes a new approach that maps any AMS design problem to a transistor-level reconfigurable vehicle, thus enabling fast validation and a reduction in post-Silicon bugs, and minimizing design risk and costs. The unique features of the approach include: (1) transistor-level programmability that emulates each transistor behavior in an analog design, reproducing the system and achieving very fine granularity of reconfiguration; (2) programmable switches that are treated as a design component during analog transistor mapping, and optimized with the reconfiguration matrix; (3) parasitics reduction that leverages the aggressive scaling of CMOS technology. Based on these principles, a digitally controlled PANDA platform is designed at a 32nm node. Several 90nm analog blocks are successfully emulated with the 32nm platform, including a folded-cascode operational amplifier, a sample-and-hold module (S/H), and a voltage-controlled oscillator (VCO). A solid basis to future efforts on the architecture, hierarchical optimization, and related design automation tools is demonstrated.

AB - The design and development of analog/mixed-signal (AMS) ICs is becoming increasingly expensive, complex, and lengthy. Lacking a reconfigurable platform, analog designers are denied the benefits of rapid prototyping, hardware emulation, and smooth migration to advanced technology nodes. To overcome these limitations, this work proposes a new approach that maps any AMS design problem to a transistor-level reconfigurable vehicle, thus enabling fast validation and a reduction in post-Silicon bugs, and minimizing design risk and costs. The unique features of the approach include: (1) transistor-level programmability that emulates each transistor behavior in an analog design, reproducing the system and achieving very fine granularity of reconfiguration; (2) programmable switches that are treated as a design component during analog transistor mapping, and optimized with the reconfiguration matrix; (3) parasitics reduction that leverages the aggressive scaling of CMOS technology. Based on these principles, a digitally controlled PANDA platform is designed at a 32nm node. Several 90nm analog blocks are successfully emulated with the 32nm platform, including a folded-cascode operational amplifier, a sample-and-hold module (S/H), and a voltage-controlled oscillator (VCO). A solid basis to future efforts on the architecture, hierarchical optimization, and related design automation tools is demonstrated.

KW - Reconfigurable analog design

KW - Scaling

KW - Transistor

UR - http://www.scopus.com/inward/record.url?scp=80052658044&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052658044&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:80052658044

SN - 9781450306362

SP - 322

EP - 327

BT - Proceedings - Design Automation Conference

ER -