Practical considerations in the implementation of a frequency-domain adaptive noise canceller

Michael E. Deisher, Andreas Spanias

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper is concerned with problems evolving around the implementation of a frequency-domain adaptive noise canceller on a fixed-point signal processor. In particular, we propose methods to improve the convergence speed and reduce the computational complexity of a constrained frequency-domain algorithm that uses a time-varying step size. In addition, we study the effects of finite word length and fixed-point arithmetic. Improvements are realized by adopting a new data reusing scheme and by applying running and pruned FFT's. Results are given using synthetic data, as well as data from noise cancellation experiments.

Original languageEnglish (US)
Pages (from-to)164-168
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume41
Issue number2
DOIs
StatePublished - Feb 1994

Fingerprint

Fixed point arithmetic
Fast Fourier transforms
Computational complexity
Experiments

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

@article{814eeb06ada440638d3976bfc08794a0,
title = "Practical considerations in the implementation of a frequency-domain adaptive noise canceller",
abstract = "This paper is concerned with problems evolving around the implementation of a frequency-domain adaptive noise canceller on a fixed-point signal processor. In particular, we propose methods to improve the convergence speed and reduce the computational complexity of a constrained frequency-domain algorithm that uses a time-varying step size. In addition, we study the effects of finite word length and fixed-point arithmetic. Improvements are realized by adopting a new data reusing scheme and by applying running and pruned FFT's. Results are given using synthetic data, as well as data from noise cancellation experiments.",
author = "Deisher, {Michael E.} and Andreas Spanias",
year = "1994",
month = "2",
doi = "10.1109/82.281850",
language = "English (US)",
volume = "41",
pages = "164--168",
journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Practical considerations in the implementation of a frequency-domain adaptive noise canceller

AU - Deisher, Michael E.

AU - Spanias, Andreas

PY - 1994/2

Y1 - 1994/2

N2 - This paper is concerned with problems evolving around the implementation of a frequency-domain adaptive noise canceller on a fixed-point signal processor. In particular, we propose methods to improve the convergence speed and reduce the computational complexity of a constrained frequency-domain algorithm that uses a time-varying step size. In addition, we study the effects of finite word length and fixed-point arithmetic. Improvements are realized by adopting a new data reusing scheme and by applying running and pruned FFT's. Results are given using synthetic data, as well as data from noise cancellation experiments.

AB - This paper is concerned with problems evolving around the implementation of a frequency-domain adaptive noise canceller on a fixed-point signal processor. In particular, we propose methods to improve the convergence speed and reduce the computational complexity of a constrained frequency-domain algorithm that uses a time-varying step size. In addition, we study the effects of finite word length and fixed-point arithmetic. Improvements are realized by adopting a new data reusing scheme and by applying running and pruned FFT's. Results are given using synthetic data, as well as data from noise cancellation experiments.

UR - http://www.scopus.com/inward/record.url?scp=0028381174&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028381174&partnerID=8YFLogxK

U2 - 10.1109/82.281850

DO - 10.1109/82.281850

M3 - Article

AN - SCOPUS:0028381174

VL - 41

SP - 164

EP - 168

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1549-7747

IS - 2

ER -