PPL integrated circuit design methodology

Brent E. Nelson, Darryl Morrell, Christopher J. Read, Kent F. Smith

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Path programmable logic (PPL) is an integrated circuit design methodology offering small layout areas, greatly reduced design time, and a high degree of technology independence. In this paper, the structure of PPL is presented, and the details of one implementation, static CMOS PPL, are shown. A conceptual model of PPL design using truth and state tables is given. A database format is presented, and the design system using this database is described. Benchmarks comparing PPL to other design methodologies show PPL compares favourably with custom design in terms of layout area while providing significant savings in design time.

Original languageEnglish (US)
Pages (from-to)481-488
Number of pages8
JournalComputer-Aided Design
Volume18
Issue number9
DOIs
StatePublished - 1986
Externally publishedYes

Fingerprint

Logic design
Circuit Design
Logic circuits
Integrated Circuits
Design Methodology
Logic
Path
Layout
Logic Design
Conceptual Model
System Design
Tables
Integrated circuit design
Benchmark
Design

Keywords

  • integrated circuit design
  • integrated circuit technology
  • path programmable logic

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Industrial and Manufacturing Engineering
  • Geometry and Topology

Cite this

PPL integrated circuit design methodology. / Nelson, Brent E.; Morrell, Darryl; Read, Christopher J.; Smith, Kent F.

In: Computer-Aided Design, Vol. 18, No. 9, 1986, p. 481-488.

Research output: Contribution to journalArticle

Nelson, Brent E. ; Morrell, Darryl ; Read, Christopher J. ; Smith, Kent F. / PPL integrated circuit design methodology. In: Computer-Aided Design. 1986 ; Vol. 18, No. 9. pp. 481-488.
@article{f52bd0a44ee64db19980f08f3a6e0d46,
title = "PPL integrated circuit design methodology",
abstract = "Path programmable logic (PPL) is an integrated circuit design methodology offering small layout areas, greatly reduced design time, and a high degree of technology independence. In this paper, the structure of PPL is presented, and the details of one implementation, static CMOS PPL, are shown. A conceptual model of PPL design using truth and state tables is given. A database format is presented, and the design system using this database is described. Benchmarks comparing PPL to other design methodologies show PPL compares favourably with custom design in terms of layout area while providing significant savings in design time.",
keywords = "integrated circuit design, integrated circuit technology, path programmable logic",
author = "Nelson, {Brent E.} and Darryl Morrell and Read, {Christopher J.} and Smith, {Kent F.}",
year = "1986",
doi = "10.1016/0010-4485(86)90005-9",
language = "English (US)",
volume = "18",
pages = "481--488",
journal = "CAD Computer Aided Design",
issn = "0010-4485",
publisher = "Elsevier Limited",
number = "9",

}

TY - JOUR

T1 - PPL integrated circuit design methodology

AU - Nelson, Brent E.

AU - Morrell, Darryl

AU - Read, Christopher J.

AU - Smith, Kent F.

PY - 1986

Y1 - 1986

N2 - Path programmable logic (PPL) is an integrated circuit design methodology offering small layout areas, greatly reduced design time, and a high degree of technology independence. In this paper, the structure of PPL is presented, and the details of one implementation, static CMOS PPL, are shown. A conceptual model of PPL design using truth and state tables is given. A database format is presented, and the design system using this database is described. Benchmarks comparing PPL to other design methodologies show PPL compares favourably with custom design in terms of layout area while providing significant savings in design time.

AB - Path programmable logic (PPL) is an integrated circuit design methodology offering small layout areas, greatly reduced design time, and a high degree of technology independence. In this paper, the structure of PPL is presented, and the details of one implementation, static CMOS PPL, are shown. A conceptual model of PPL design using truth and state tables is given. A database format is presented, and the design system using this database is described. Benchmarks comparing PPL to other design methodologies show PPL compares favourably with custom design in terms of layout area while providing significant savings in design time.

KW - integrated circuit design

KW - integrated circuit technology

KW - path programmable logic

UR - http://www.scopus.com/inward/record.url?scp=0022811339&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022811339&partnerID=8YFLogxK

U2 - 10.1016/0010-4485(86)90005-9

DO - 10.1016/0010-4485(86)90005-9

M3 - Article

AN - SCOPUS:0022811339

VL - 18

SP - 481

EP - 488

JO - CAD Computer Aided Design

JF - CAD Computer Aided Design

SN - 0010-4485

IS - 9

ER -