Power-temperature stability and safety analysis for multiprocessor systems

Ganapati Bhat, Suat Gumussoy, Umit Ogras

Research output: Contribution to journalArticle

9 Scopus citations

Abstract

Modern multiprocessor system-on-chips (SoCs) integrate multiple heterogeneous cores to achieve high energy efficiency. The power consumption of each core contributes to an increase in the temperature across the chip floorplan. In turn, higher temperature increases the leakage power exponentially, and leads to a positive feedback with nonlinear dynamics. This paper presents a power-temperature stability and safety analysis technique for multiprocessor systems. This analysis reveals the conditions under which the powertemperature trajectory converges to a stable fixed point. We also present a simple formula to compute the stable fixed point and maximum thermally-safe power consumption at runtime. Hardwaremeasurements on a state-of-the-art mobile processor show that our analytical formulation can predict the stable fixed point with an average error of 2.6%. Hence, our approach can be used at runtime to ensure thermally safe operation and guard against thermal threats.

Original languageEnglish (US)
Article number145
JournalACM Transactions on Embedded Computing Systems
Volume16
Issue number5s
DOIs
StatePublished - Sep 2017

Keywords

  • Dynamic thermal and power management
  • Mobile platforms
  • Multi-core architectures
  • Power-temperature stability analysis

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Power-temperature stability and safety analysis for multiprocessor systems'. Together they form a unique fingerprint.

  • Cite this