Abstract

Discrete and embedded nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 25 years. In recent years, the proliferation of personal media devices such as multimedia-enabled cell phones, personal music players, and digital cameras has accelerated the adoption of silicon-based solid state storage cards in consumer markets. Despite the expanded use of nonvolatile memory technologies in a variety of integrated systems, little has changed with respect to the core technology and cells that hold the data when power has been turned off. Today, floating gate (FG) or oxide-nitride-oxide trapped charge (ONO) cell structures dominate as the core technology behind all NVM devices and embedded blocks. All of the nonvolatile memory devices in production today based on these technologies require high voltage in excess of 58 V to operate primarily due to the fundamental nature of core cells and the physics of charge storage mechanisms. These are huge overvoltage requirements considering that the transistors in the logic block require substantially lower voltages (e.g., sub-65 nm logic CMOS operate at less than 1 V). Integrating such high-voltage operation in advanced logic processes such as 65 nm or below logic CMOS process is yet another challenge limiting the exploitation of NVM for low-power embedded applications. The high voltage requirement for operation of these core cells has put strains on the continued scaling of today's discrete and embedded NVM technologies. Furthermore, future ultralow-power and subthreshold CMOS applications such as energy starved electronics require operations at sub-500 mV which clearly set forth significant challenges in integrating today's NVM technologies as nonvolatile storage elements for such systems. Several emerging technologies are competing to become the building blocks of next-generation nonvolatile memory solutions. Each of these emerging technologies has unique characteristics in terms of physical scaling, voltage scaling, cost, performance, and power features which differ from today's FG and ONO based technologies. This paper reviews the fundamental characteristics of current nonvolatile memory technologies as well as several promising emerging technologies from energy and power perspectives and specifically discusses the suitability of each one for use in ultralow-power and subthreshold CMOS applications.

Original languageEnglish (US)
Article number5395766
Pages (from-to)283-298
Number of pages16
JournalProceedings of the IEEE
Volume98
Issue number2
DOIs
StatePublished - Feb 2010

Fingerprint

Data storage equipment
Electric potential
Nonvolatile storage
Oxides
Digital cameras
Nitrides
Transistors
Electronic equipment
Physics
Silicon
Costs

Keywords

  • Emerging memory
  • Flash memory
  • Nonvolatile memory
  • Resistive random access memory
  • Subthreshold CMOS
  • Ultralow-energy CMOS
  • Ultralow-power design

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Power and energy perspectives of nonvolatile memory technologies. / Derhacobian, Narbeh; Hollmer, Shane C.; Gilbert, Nad; Kozicki, Michael.

In: Proceedings of the IEEE, Vol. 98, No. 2, 5395766, 02.2010, p. 283-298.

Research output: Contribution to journalArticle

Derhacobian, Narbeh ; Hollmer, Shane C. ; Gilbert, Nad ; Kozicki, Michael. / Power and energy perspectives of nonvolatile memory technologies. In: Proceedings of the IEEE. 2010 ; Vol. 98, No. 2. pp. 283-298.
@article{d64e857a2c754a6e9ce9058b09f840da,
title = "Power and energy perspectives of nonvolatile memory technologies",
abstract = "Discrete and embedded nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 25 years. In recent years, the proliferation of personal media devices such as multimedia-enabled cell phones, personal music players, and digital cameras has accelerated the adoption of silicon-based solid state storage cards in consumer markets. Despite the expanded use of nonvolatile memory technologies in a variety of integrated systems, little has changed with respect to the core technology and cells that hold the data when power has been turned off. Today, floating gate (FG) or oxide-nitride-oxide trapped charge (ONO) cell structures dominate as the core technology behind all NVM devices and embedded blocks. All of the nonvolatile memory devices in production today based on these technologies require high voltage in excess of 58 V to operate primarily due to the fundamental nature of core cells and the physics of charge storage mechanisms. These are huge overvoltage requirements considering that the transistors in the logic block require substantially lower voltages (e.g., sub-65 nm logic CMOS operate at less than 1 V). Integrating such high-voltage operation in advanced logic processes such as 65 nm or below logic CMOS process is yet another challenge limiting the exploitation of NVM for low-power embedded applications. The high voltage requirement for operation of these core cells has put strains on the continued scaling of today's discrete and embedded NVM technologies. Furthermore, future ultralow-power and subthreshold CMOS applications such as energy starved electronics require operations at sub-500 mV which clearly set forth significant challenges in integrating today's NVM technologies as nonvolatile storage elements for such systems. Several emerging technologies are competing to become the building blocks of next-generation nonvolatile memory solutions. Each of these emerging technologies has unique characteristics in terms of physical scaling, voltage scaling, cost, performance, and power features which differ from today's FG and ONO based technologies. This paper reviews the fundamental characteristics of current nonvolatile memory technologies as well as several promising emerging technologies from energy and power perspectives and specifically discusses the suitability of each one for use in ultralow-power and subthreshold CMOS applications.",
keywords = "Emerging memory, Flash memory, Nonvolatile memory, Resistive random access memory, Subthreshold CMOS, Ultralow-energy CMOS, Ultralow-power design",
author = "Narbeh Derhacobian and Hollmer, {Shane C.} and Nad Gilbert and Michael Kozicki",
year = "2010",
month = "2",
doi = "10.1109/JPROC.2009.2035147",
language = "English (US)",
volume = "98",
pages = "283--298",
journal = "Proceedings of the IEEE",
issn = "0018-9219",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Power and energy perspectives of nonvolatile memory technologies

AU - Derhacobian, Narbeh

AU - Hollmer, Shane C.

AU - Gilbert, Nad

AU - Kozicki, Michael

PY - 2010/2

Y1 - 2010/2

N2 - Discrete and embedded nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 25 years. In recent years, the proliferation of personal media devices such as multimedia-enabled cell phones, personal music players, and digital cameras has accelerated the adoption of silicon-based solid state storage cards in consumer markets. Despite the expanded use of nonvolatile memory technologies in a variety of integrated systems, little has changed with respect to the core technology and cells that hold the data when power has been turned off. Today, floating gate (FG) or oxide-nitride-oxide trapped charge (ONO) cell structures dominate as the core technology behind all NVM devices and embedded blocks. All of the nonvolatile memory devices in production today based on these technologies require high voltage in excess of 58 V to operate primarily due to the fundamental nature of core cells and the physics of charge storage mechanisms. These are huge overvoltage requirements considering that the transistors in the logic block require substantially lower voltages (e.g., sub-65 nm logic CMOS operate at less than 1 V). Integrating such high-voltage operation in advanced logic processes such as 65 nm or below logic CMOS process is yet another challenge limiting the exploitation of NVM for low-power embedded applications. The high voltage requirement for operation of these core cells has put strains on the continued scaling of today's discrete and embedded NVM technologies. Furthermore, future ultralow-power and subthreshold CMOS applications such as energy starved electronics require operations at sub-500 mV which clearly set forth significant challenges in integrating today's NVM technologies as nonvolatile storage elements for such systems. Several emerging technologies are competing to become the building blocks of next-generation nonvolatile memory solutions. Each of these emerging technologies has unique characteristics in terms of physical scaling, voltage scaling, cost, performance, and power features which differ from today's FG and ONO based technologies. This paper reviews the fundamental characteristics of current nonvolatile memory technologies as well as several promising emerging technologies from energy and power perspectives and specifically discusses the suitability of each one for use in ultralow-power and subthreshold CMOS applications.

AB - Discrete and embedded nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 25 years. In recent years, the proliferation of personal media devices such as multimedia-enabled cell phones, personal music players, and digital cameras has accelerated the adoption of silicon-based solid state storage cards in consumer markets. Despite the expanded use of nonvolatile memory technologies in a variety of integrated systems, little has changed with respect to the core technology and cells that hold the data when power has been turned off. Today, floating gate (FG) or oxide-nitride-oxide trapped charge (ONO) cell structures dominate as the core technology behind all NVM devices and embedded blocks. All of the nonvolatile memory devices in production today based on these technologies require high voltage in excess of 58 V to operate primarily due to the fundamental nature of core cells and the physics of charge storage mechanisms. These are huge overvoltage requirements considering that the transistors in the logic block require substantially lower voltages (e.g., sub-65 nm logic CMOS operate at less than 1 V). Integrating such high-voltage operation in advanced logic processes such as 65 nm or below logic CMOS process is yet another challenge limiting the exploitation of NVM for low-power embedded applications. The high voltage requirement for operation of these core cells has put strains on the continued scaling of today's discrete and embedded NVM technologies. Furthermore, future ultralow-power and subthreshold CMOS applications such as energy starved electronics require operations at sub-500 mV which clearly set forth significant challenges in integrating today's NVM technologies as nonvolatile storage elements for such systems. Several emerging technologies are competing to become the building blocks of next-generation nonvolatile memory solutions. Each of these emerging technologies has unique characteristics in terms of physical scaling, voltage scaling, cost, performance, and power features which differ from today's FG and ONO based technologies. This paper reviews the fundamental characteristics of current nonvolatile memory technologies as well as several promising emerging technologies from energy and power perspectives and specifically discusses the suitability of each one for use in ultralow-power and subthreshold CMOS applications.

KW - Emerging memory

KW - Flash memory

KW - Nonvolatile memory

KW - Resistive random access memory

KW - Subthreshold CMOS

KW - Ultralow-energy CMOS

KW - Ultralow-power design

UR - http://www.scopus.com/inward/record.url?scp=75649099362&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=75649099362&partnerID=8YFLogxK

U2 - 10.1109/JPROC.2009.2035147

DO - 10.1109/JPROC.2009.2035147

M3 - Article

VL - 98

SP - 283

EP - 298

JO - Proceedings of the IEEE

JF - Proceedings of the IEEE

SN - 0018-9219

IS - 2

M1 - 5395766

ER -