PICA: Processor idle cycle aggregation for energy-efficient embedded systems

Jongeun Lee, Aviral Shrivastava

Research output: Contribution to journalArticle

Abstract

Processor Idle Cycle Aggregation (PICA) is a promising approach for low-power execution of processors, in which small memory stalls are aggregated to create large ones, enabling profitable switch of the processor into low-power mode. We extend the previous approach in three dimensions. First we develop static analysis for the PICA technique and present optimal parameters for five common types of loops based on steady-state analysis. Second, to remedy the weakness of software-only control in varying environment, we enhance PICA with minimal hardware extension that ensures correct execution for any loops and parameters, thus greatly facilitating exploration-based parameter tuning. Third, we demonstrate that our PICA technique can be applied to certain types of nested loops with variable bounds, thus enhancing the applicability of PICA. We validate our analytical model against simulation-based optimization and also show, through our experiments on embedded application benchmarks, that our technique can be applied to a wide range of loops with average 20% energy reductions, compared to executions without PICA.

Original languageEnglish (US)
Article number26
JournalTransactions on Embedded Computing Systems
Volume11
Issue number2
DOIs
StatePublished - Jul 2012

Fingerprint

Embedded systems
Agglomeration
Static analysis
Analytical models
Tuning
Switches
Hardware
Data storage equipment
Experiments

Keywords

  • Algorithms
  • Design

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

PICA : Processor idle cycle aggregation for energy-efficient embedded systems. / Lee, Jongeun; Shrivastava, Aviral.

In: Transactions on Embedded Computing Systems, Vol. 11, No. 2, 26, 07.2012.

Research output: Contribution to journalArticle

@article{88530718823243e786a508a53223dd80,
title = "PICA: Processor idle cycle aggregation for energy-efficient embedded systems",
abstract = "Processor Idle Cycle Aggregation (PICA) is a promising approach for low-power execution of processors, in which small memory stalls are aggregated to create large ones, enabling profitable switch of the processor into low-power mode. We extend the previous approach in three dimensions. First we develop static analysis for the PICA technique and present optimal parameters for five common types of loops based on steady-state analysis. Second, to remedy the weakness of software-only control in varying environment, we enhance PICA with minimal hardware extension that ensures correct execution for any loops and parameters, thus greatly facilitating exploration-based parameter tuning. Third, we demonstrate that our PICA technique can be applied to certain types of nested loops with variable bounds, thus enhancing the applicability of PICA. We validate our analytical model against simulation-based optimization and also show, through our experiments on embedded application benchmarks, that our technique can be applied to a wide range of loops with average 20{\%} energy reductions, compared to executions without PICA.",
keywords = "Algorithms, Design",
author = "Jongeun Lee and Aviral Shrivastava",
year = "2012",
month = "7",
doi = "10.1145/2220336.2220338",
language = "English (US)",
volume = "11",
journal = "ACM Transactions on Embedded Computing Systems",
issn = "1539-9087",
publisher = "Association for Computing Machinery (ACM)",
number = "2",

}

TY - JOUR

T1 - PICA

T2 - Processor idle cycle aggregation for energy-efficient embedded systems

AU - Lee, Jongeun

AU - Shrivastava, Aviral

PY - 2012/7

Y1 - 2012/7

N2 - Processor Idle Cycle Aggregation (PICA) is a promising approach for low-power execution of processors, in which small memory stalls are aggregated to create large ones, enabling profitable switch of the processor into low-power mode. We extend the previous approach in three dimensions. First we develop static analysis for the PICA technique and present optimal parameters for five common types of loops based on steady-state analysis. Second, to remedy the weakness of software-only control in varying environment, we enhance PICA with minimal hardware extension that ensures correct execution for any loops and parameters, thus greatly facilitating exploration-based parameter tuning. Third, we demonstrate that our PICA technique can be applied to certain types of nested loops with variable bounds, thus enhancing the applicability of PICA. We validate our analytical model against simulation-based optimization and also show, through our experiments on embedded application benchmarks, that our technique can be applied to a wide range of loops with average 20% energy reductions, compared to executions without PICA.

AB - Processor Idle Cycle Aggregation (PICA) is a promising approach for low-power execution of processors, in which small memory stalls are aggregated to create large ones, enabling profitable switch of the processor into low-power mode. We extend the previous approach in three dimensions. First we develop static analysis for the PICA technique and present optimal parameters for five common types of loops based on steady-state analysis. Second, to remedy the weakness of software-only control in varying environment, we enhance PICA with minimal hardware extension that ensures correct execution for any loops and parameters, thus greatly facilitating exploration-based parameter tuning. Third, we demonstrate that our PICA technique can be applied to certain types of nested loops with variable bounds, thus enhancing the applicability of PICA. We validate our analytical model against simulation-based optimization and also show, through our experiments on embedded application benchmarks, that our technique can be applied to a wide range of loops with average 20% energy reductions, compared to executions without PICA.

KW - Algorithms

KW - Design

UR - http://www.scopus.com/inward/record.url?scp=84864648720&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84864648720&partnerID=8YFLogxK

U2 - 10.1145/2220336.2220338

DO - 10.1145/2220336.2220338

M3 - Article

VL - 11

JO - ACM Transactions on Embedded Computing Systems

JF - ACM Transactions on Embedded Computing Systems

SN - 1539-9087

IS - 2

M1 - 26

ER -