Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing

A. Akoglu, A. Dasu, A. Sudarsanam, M. Srinivasan, Sethuraman Panchanathan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Current approaches towards building a reconfigurable processor are targeted towards general purpose computing or a limited range of media specific applications and are not specifically tuned for mobile multimedia applications. The increasing demand for mobile multimedia processing with stringent constraints for low power, low chip area and high flexibility at both the encoder and decoder naturally demand the design and development of a dynamically reconfigurable multimedia processor. We have performed a detailed complexity analysis of the MPEG-4 video coding mode which has illustrated the potential for reconfigurable computing. We have recently proposed a methodology for designing a reconfigurable media processor. This involves the design of a parser that identifies data/control flow graphs generated from the input assembly code of an UltraSPARC V-9 architecture; recurring pattern analyzer that uses a clustering based approach to identify specific sequences of operations that can potentially be implemented in hardware; and finally a count of such modules at every level of granularity with the associated weights based on the complexity of computation and data transfers used by partitioner and router. In this paper we then propose the design of the parser and pattern recognizer with results for detecting the reconfigurable patterns in MPEG4.

Original languageEnglish (US)
Title of host publicationProceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages131
Number of pages1
ISBN (Electronic)0769515738, 9780769515731
DOIs
StatePublished - 2002
Event16th International Parallel and Distributed Processing Symposium, IPDPS 2002 - Ft. Lauderdale, United States
Duration: Apr 15 2002Apr 19 2002

Other

Other16th International Parallel and Distributed Processing Symposium, IPDPS 2002
CountryUnited States
CityFt. Lauderdale
Period4/15/024/19/02

Fingerprint

Video Processing
MPEG-4
Pattern Recognition
Pattern recognition
Processing
Multimedia
Flow graphs
Data transfer
Reconfigurable Computing
Image coding
Routers
Flow Graphs
Complexity Analysis
Mobile Applications
Multimedia Applications
Video Coding
Data Transfer
Encoder
Router
Granularity

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Modeling and Simulation

Cite this

Akoglu, A., Dasu, A., Sudarsanam, A., Srinivasan, M., & Panchanathan, S. (2002). Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing. In Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002 (pp. 131). [1016518] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IPDPS.2002.1016518

Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing. / Akoglu, A.; Dasu, A.; Sudarsanam, A.; Srinivasan, M.; Panchanathan, Sethuraman.

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002. Institute of Electrical and Electronics Engineers Inc., 2002. p. 131 1016518.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Akoglu, A, Dasu, A, Sudarsanam, A, Srinivasan, M & Panchanathan, S 2002, Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing. in Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002., 1016518, Institute of Electrical and Electronics Engineers Inc., pp. 131, 16th International Parallel and Distributed Processing Symposium, IPDPS 2002, Ft. Lauderdale, United States, 4/15/02. https://doi.org/10.1109/IPDPS.2002.1016518
Akoglu A, Dasu A, Sudarsanam A, Srinivasan M, Panchanathan S. Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing. In Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002. Institute of Electrical and Electronics Engineers Inc. 2002. p. 131. 1016518 https://doi.org/10.1109/IPDPS.2002.1016518
Akoglu, A. ; Dasu, A. ; Sudarsanam, A. ; Srinivasan, M. ; Panchanathan, Sethuraman. / Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing. Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002. Institute of Electrical and Electronics Engineers Inc., 2002. pp. 131
@inproceedings{5aaa937230054cc281d6be20d34cdc90,
title = "Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing",
abstract = "Current approaches towards building a reconfigurable processor are targeted towards general purpose computing or a limited range of media specific applications and are not specifically tuned for mobile multimedia applications. The increasing demand for mobile multimedia processing with stringent constraints for low power, low chip area and high flexibility at both the encoder and decoder naturally demand the design and development of a dynamically reconfigurable multimedia processor. We have performed a detailed complexity analysis of the MPEG-4 video coding mode which has illustrated the potential for reconfigurable computing. We have recently proposed a methodology for designing a reconfigurable media processor. This involves the design of a parser that identifies data/control flow graphs generated from the input assembly code of an UltraSPARC V-9 architecture; recurring pattern analyzer that uses a clustering based approach to identify specific sequences of operations that can potentially be implemented in hardware; and finally a count of such modules at every level of granularity with the associated weights based on the complexity of computation and data transfers used by partitioner and router. In this paper we then propose the design of the parser and pattern recognizer with results for detecting the reconfigurable patterns in MPEG4.",
author = "A. Akoglu and A. Dasu and A. Sudarsanam and M. Srinivasan and Sethuraman Panchanathan",
year = "2002",
doi = "10.1109/IPDPS.2002.1016518",
language = "English (US)",
pages = "131",
booktitle = "Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing

AU - Akoglu, A.

AU - Dasu, A.

AU - Sudarsanam, A.

AU - Srinivasan, M.

AU - Panchanathan, Sethuraman

PY - 2002

Y1 - 2002

N2 - Current approaches towards building a reconfigurable processor are targeted towards general purpose computing or a limited range of media specific applications and are not specifically tuned for mobile multimedia applications. The increasing demand for mobile multimedia processing with stringent constraints for low power, low chip area and high flexibility at both the encoder and decoder naturally demand the design and development of a dynamically reconfigurable multimedia processor. We have performed a detailed complexity analysis of the MPEG-4 video coding mode which has illustrated the potential for reconfigurable computing. We have recently proposed a methodology for designing a reconfigurable media processor. This involves the design of a parser that identifies data/control flow graphs generated from the input assembly code of an UltraSPARC V-9 architecture; recurring pattern analyzer that uses a clustering based approach to identify specific sequences of operations that can potentially be implemented in hardware; and finally a count of such modules at every level of granularity with the associated weights based on the complexity of computation and data transfers used by partitioner and router. In this paper we then propose the design of the parser and pattern recognizer with results for detecting the reconfigurable patterns in MPEG4.

AB - Current approaches towards building a reconfigurable processor are targeted towards general purpose computing or a limited range of media specific applications and are not specifically tuned for mobile multimedia applications. The increasing demand for mobile multimedia processing with stringent constraints for low power, low chip area and high flexibility at both the encoder and decoder naturally demand the design and development of a dynamically reconfigurable multimedia processor. We have performed a detailed complexity analysis of the MPEG-4 video coding mode which has illustrated the potential for reconfigurable computing. We have recently proposed a methodology for designing a reconfigurable media processor. This involves the design of a parser that identifies data/control flow graphs generated from the input assembly code of an UltraSPARC V-9 architecture; recurring pattern analyzer that uses a clustering based approach to identify specific sequences of operations that can potentially be implemented in hardware; and finally a count of such modules at every level of granularity with the associated weights based on the complexity of computation and data transfers used by partitioner and router. In this paper we then propose the design of the parser and pattern recognizer with results for detecting the reconfigurable patterns in MPEG4.

UR - http://www.scopus.com/inward/record.url?scp=84966657815&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84966657815&partnerID=8YFLogxK

U2 - 10.1109/IPDPS.2002.1016518

DO - 10.1109/IPDPS.2002.1016518

M3 - Conference contribution

AN - SCOPUS:84966657815

SP - 131

BT - Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002

PB - Institute of Electrical and Electronics Engineers Inc.

ER -