Partially protected caches to reduce failures due to soft errors in multimedia applications

Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, Nikil Dutt, Nalini Venkatasubramanian

Research output: Contribution to journalArticle

12 Scopus citations

Abstract

With advances in process technology, soft errors are becoming an increasingly critical design concern. Owing to their large area, high density, and low operating voltages, caches are worst hit by soft errors. Based on the observation that in multimedia applications, not all data require the same amount of protection from soft errors, we propose a partially protected cache (PPC) architecture, in which there are two caches, one protected and the other unprotected at the same level of memory hierarchy. We demonstrate that as compared to the existing unprotected cache architectures, PPC architectures can provide 47 times reduction in failure rate, at only 1% runtime and 3% power overheads. In addition, the failure rate reduction obtained by PPCs is very sensitive to the PPC cache configuration. Therefore, this observation provides an opportunity for further improvement of the solution by correctly parameterizing the PPC configurations. Consequently, we develop design space exploration (DSE) strategies to discover the best PPC configuration. Our DSE technique can reduce the exploration time by more than six times as compared to an exhaustive approach.

Original languageEnglish (US)
Article number4799213
Pages (from-to)1343-1347
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume17
Issue number9
DOIs
StatePublished - Sep 1 2009

    Fingerprint

Keywords

  • Memory fault tolerance
  • Multimedia embedded systems
  • Partially protected cache (PPC)
  • Soft error
  • Unequal data protection

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this