Parasitic-aware synthesis of RF CMOS switching power amplifiers

Kiyong Choi, David J. Allstot, Sayfe Kiaei

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Parasitic-aware synthesis and optimization techniques are presented for a 0.35μm CMOS three-stage 1W 900MHz class-E power amplifier. Employing bond wire and spiral inductors, it achieves 25dB gain with 49% drain efficiency from a 3.3V supply. Simulated annealing optimization is used taking advantage of its ability to escape local minima.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Volume1
StatePublished - 2002
Event2002 IEEE International Symposium on Circuits and Systems - Phoenix, AZ, United States
Duration: May 26 2002May 29 2002

Other

Other2002 IEEE International Symposium on Circuits and Systems
CountryUnited States
CityPhoenix, AZ
Period5/26/025/29/02

Fingerprint

Power amplifiers
Simulated annealing
Wire

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Choi, K., Allstot, D. J., & Kiaei, S. (2002). Parasitic-aware synthesis of RF CMOS switching power amplifiers. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 1)

Parasitic-aware synthesis of RF CMOS switching power amplifiers. / Choi, Kiyong; Allstot, David J.; Kiaei, Sayfe.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 2002.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Choi, K, Allstot, DJ & Kiaei, S 2002, Parasitic-aware synthesis of RF CMOS switching power amplifiers. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 1, 2002 IEEE International Symposium on Circuits and Systems, Phoenix, AZ, United States, 5/26/02.
Choi K, Allstot DJ, Kiaei S. Parasitic-aware synthesis of RF CMOS switching power amplifiers. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1. 2002
Choi, Kiyong ; Allstot, David J. ; Kiaei, Sayfe. / Parasitic-aware synthesis of RF CMOS switching power amplifiers. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 2002.
@inproceedings{5d993a1cca164cc891302dfd24050f1d,
title = "Parasitic-aware synthesis of RF CMOS switching power amplifiers",
abstract = "Parasitic-aware synthesis and optimization techniques are presented for a 0.35μm CMOS three-stage 1W 900MHz class-E power amplifier. Employing bond wire and spiral inductors, it achieves 25dB gain with 49{\%} drain efficiency from a 3.3V supply. Simulated annealing optimization is used taking advantage of its ability to escape local minima.",
author = "Kiyong Choi and Allstot, {David J.} and Sayfe Kiaei",
year = "2002",
language = "English (US)",
volume = "1",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

TY - GEN

T1 - Parasitic-aware synthesis of RF CMOS switching power amplifiers

AU - Choi, Kiyong

AU - Allstot, David J.

AU - Kiaei, Sayfe

PY - 2002

Y1 - 2002

N2 - Parasitic-aware synthesis and optimization techniques are presented for a 0.35μm CMOS three-stage 1W 900MHz class-E power amplifier. Employing bond wire and spiral inductors, it achieves 25dB gain with 49% drain efficiency from a 3.3V supply. Simulated annealing optimization is used taking advantage of its ability to escape local minima.

AB - Parasitic-aware synthesis and optimization techniques are presented for a 0.35μm CMOS three-stage 1W 900MHz class-E power amplifier. Employing bond wire and spiral inductors, it achieves 25dB gain with 49% drain efficiency from a 3.3V supply. Simulated annealing optimization is used taking advantage of its ability to escape local minima.

UR - http://www.scopus.com/inward/record.url?scp=0036280890&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036280890&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0036280890

VL - 1

BT - Proceedings - IEEE International Symposium on Circuits and Systems

ER -