Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling

Fang Liu, Sule Ozev, Plamen K. Nikolov

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Process variations play an increasingly important role on the success of analog circuits. State-of-the-art analog circuits are based on complex architectures and contain many hierarchical layers and parameters. Knowledge of the parameter variances and their contribution patterns is crucial for a successful design process. This information is valuable to find solutions for many problems in design, design automation, testing, and fault tolerance. In this article, we present a hierarchical variance analysis methodology for multistage analog circuits. Starting from the process/layout level, we derive implicit hierarchical relations and extract the sensitivity information analytically. We make use of previously computed values whenever possible so as to reduce computational time. The proposed approach is particularly geared for the domain of design and test automation, where multiple runs on slightly different circuits are necessary. Experimental results indicate that the proposed method provides both accuracy and computational efficiency when compared with prior approaches.

Original languageEnglish (US)
Article number33
JournalACM Transactions on Design Automation of Electronic Systems
Volume13
Issue number2
DOIs
StatePublished - Apr 1 2008
Externally publishedYes

Fingerprint

Analog circuits
Automation
Fault tolerance
Computational efficiency
Networks (circuits)
Testing

Keywords

  • Analog circuits
  • Hierarchical variance analysis
  • Parameter correlations
  • Performance model
  • Process variations

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling. / Liu, Fang; Ozev, Sule; Nikolov, Plamen K.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 13, No. 2, 33, 01.04.2008.

Research output: Contribution to journalArticle

@article{16222d2cbb25496faec1c5f5657bcf4a,
title = "Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling",
abstract = "Process variations play an increasingly important role on the success of analog circuits. State-of-the-art analog circuits are based on complex architectures and contain many hierarchical layers and parameters. Knowledge of the parameter variances and their contribution patterns is crucial for a successful design process. This information is valuable to find solutions for many problems in design, design automation, testing, and fault tolerance. In this article, we present a hierarchical variance analysis methodology for multistage analog circuits. Starting from the process/layout level, we derive implicit hierarchical relations and extract the sensitivity information analytically. We make use of previously computed values whenever possible so as to reduce computational time. The proposed approach is particularly geared for the domain of design and test automation, where multiple runs on slightly different circuits are necessary. Experimental results indicate that the proposed method provides both accuracy and computational efficiency when compared with prior approaches.",
keywords = "Analog circuits, Hierarchical variance analysis, Parameter correlations, Performance model, Process variations",
author = "Fang Liu and Sule Ozev and Nikolov, {Plamen K.}",
year = "2008",
month = "4",
day = "1",
doi = "10.1145/1344418.1344429",
language = "English (US)",
volume = "13",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "2",

}

TY - JOUR

T1 - Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling

AU - Liu, Fang

AU - Ozev, Sule

AU - Nikolov, Plamen K.

PY - 2008/4/1

Y1 - 2008/4/1

N2 - Process variations play an increasingly important role on the success of analog circuits. State-of-the-art analog circuits are based on complex architectures and contain many hierarchical layers and parameters. Knowledge of the parameter variances and their contribution patterns is crucial for a successful design process. This information is valuable to find solutions for many problems in design, design automation, testing, and fault tolerance. In this article, we present a hierarchical variance analysis methodology for multistage analog circuits. Starting from the process/layout level, we derive implicit hierarchical relations and extract the sensitivity information analytically. We make use of previously computed values whenever possible so as to reduce computational time. The proposed approach is particularly geared for the domain of design and test automation, where multiple runs on slightly different circuits are necessary. Experimental results indicate that the proposed method provides both accuracy and computational efficiency when compared with prior approaches.

AB - Process variations play an increasingly important role on the success of analog circuits. State-of-the-art analog circuits are based on complex architectures and contain many hierarchical layers and parameters. Knowledge of the parameter variances and their contribution patterns is crucial for a successful design process. This information is valuable to find solutions for many problems in design, design automation, testing, and fault tolerance. In this article, we present a hierarchical variance analysis methodology for multistage analog circuits. Starting from the process/layout level, we derive implicit hierarchical relations and extract the sensitivity information analytically. We make use of previously computed values whenever possible so as to reduce computational time. The proposed approach is particularly geared for the domain of design and test automation, where multiple runs on slightly different circuits are necessary. Experimental results indicate that the proposed method provides both accuracy and computational efficiency when compared with prior approaches.

KW - Analog circuits

KW - Hierarchical variance analysis

KW - Parameter correlations

KW - Performance model

KW - Process variations

UR - http://www.scopus.com/inward/record.url?scp=43149096517&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43149096517&partnerID=8YFLogxK

U2 - 10.1145/1344418.1344429

DO - 10.1145/1344418.1344429

M3 - Article

VL - 13

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 2

M1 - 33

ER -