Abstract
There is increasing evidence that computing clusters created with commodity chips are capable of out-performing traditional supercomputers. The trend of using these commodity computing systems for engineering analysis and design is rapidly gaining momentum. In this chapter we discuss the different parallel processing scenarios and the implementation in the HYI-3D design optimization software system. We examine the hardware and software issues with 32-bit and 64-bit design optimization computations. A scenario for configuring a design engineer’s workbench is presented where desktop computations are combined with execution on a computing cluster so as to reduce the design cycle time. Using multi-level parallelism, not only can the function evaluation be carried out in parallel but also other steps in the design optimization algorithm can be computed in parallel - gradients, line search and direction-finding problem. Numerical examples involving sizing, shape and topology optimization show the gains obtained from coarse and fine grain parallelism for both gradient and non-gradient optimization techniques.
Original language | English (US) |
---|---|
Title of host publication | Optimization of Structural and Mechanical Systems |
Publisher | World Scientific Publishing Co. |
Pages | 511-540 |
Number of pages | 30 |
ISBN (Electronic) | 9789812779670 |
ISBN (Print) | 9812569626, 9789812569622 |
DOIs | |
State | Published - Jan 1 2007 |
ASJC Scopus subject areas
- General Engineering
- General Materials Science