Optimal memoryless encoding for low power off-chip data buses

Yeow Meng Chee; Charles Colbourn; Alan C H Ling

doi:10.1109/ICCAD.2006.320060

Optimal memoryless encoding for low power off-chip data buses

Yeow Meng Chee, Charles Colbourn, Alan C H Ling

Computer Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

11 Scopus citations

Abstract

Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.

Original language	English (US)
Title of host publication	Proceedings of the 2006 International Conference on Computer-Aided Design, ICCAD
Pages	369-374
Number of pages	6
DOIs	https://doi.org/10.1109/ICCAD.2006.320060
State	Published - 2006
Event	2006 International Conference on Computer-Aided Design, ICCAD - San Jose, CA, United States Duration: Nov 5 2006 → Nov 9 2006

Publication series

Name	IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
ISSN (Print)	1092-3152

Other

Other	2006 International Conference on Computer-Aided Design, ICCAD
Country/Territory	United States
City	San Jose, CA
Period	11/5/06 → 11/9/06

ASJC Scopus subject areas

Software
Computer Science Applications
Computer Graphics and Computer-Aided Design

Access to Document

10.1109/ICCAD.2006.320060

Cite this

Optimal memoryless encoding for low power off-chip data buses. / Chee, Yeow Meng; Colbourn, Charles; Ling, Alan C H.
Proceedings of the 2006 International Conference on Computer-Aided Design, ICCAD. 2006. p. 369-374 4110200 (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Chee, YM, Colbourn, C & Ling, ACH 2006, Optimal memoryless encoding for low power off-chip data buses. in Proceedings of the 2006 International Conference on Computer-Aided Design, ICCAD., 4110200, IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, pp. 369-374, 2006 International Conference on Computer-Aided Design, ICCAD, San Jose, CA, United States, 11/5/06. https://doi.org/10.1109/ICCAD.2006.320060

@inproceedings{48d967e71d9c493b86a009ad31c217f5,

title = "Optimal memoryless encoding for low power off-chip data buses",

abstract = "Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.",

author = "Chee, {Yeow Meng} and Charles Colbourn and Ling, {Alan C H}",

year = "2006",

doi = "10.1109/ICCAD.2006.320060",

language = "English (US)",

isbn = "1595933891",

series = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",

pages = "369--374",

booktitle = "Proceedings of the 2006 International Conference on Computer-Aided Design, ICCAD",

note = "2006 International Conference on Computer-Aided Design, ICCAD ; Conference date: 05-11-2006 Through 09-11-2006",

}

TY - GEN

T1 - Optimal memoryless encoding for low power off-chip data buses

AU - Chee, Yeow Meng

AU - Colbourn, Charles

AU - Ling, Alan C H

PY - 2006

Y1 - 2006

N2 - Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.

AB - Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.

UR - http://www.scopus.com/inward/record.url?scp=46149126904&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46149126904&partnerID=8YFLogxK

U2 - 10.1109/ICCAD.2006.320060

DO - 10.1109/ICCAD.2006.320060

M3 - Conference contribution

AN - SCOPUS:46149126904

SN - 1595933891

SN - 9781595933898

T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

SP - 369

EP - 374

BT - Proceedings of the 2006 International Conference on Computer-Aided Design, ICCAD

T2 - 2006 International Conference on Computer-Aided Design, ICCAD

Y2 - 5 November 2006 through 9 November 2006

ER -

Optimal memoryless encoding for low power off-chip data buses

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this