Optimal memoryless encoding for low power off-chip data buses

Yeow Meng Chee, Charles Colbourn, Alan C H Ling

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.

Original languageEnglish (US)
Title of host publicationIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
Pages369-374
Number of pages6
DOIs
StatePublished - 2006
Event2006 International Conference on Computer-Aided Design, ICCAD - San Jose, CA, United States
Duration: Nov 5 2006Nov 9 2006

Other

Other2006 International Conference on Computer-Aided Design, ICCAD
CountryUnited States
CitySan Jose, CA
Period11/5/0611/9/06

Fingerprint

Embedded systems
Clocks
Energy dissipation
Polynomials

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chee, Y. M., Colbourn, C., & Ling, A. C. H. (2006). Optimal memoryless encoding for low power off-chip data buses. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD (pp. 369-374). [4110200] https://doi.org/10.1109/ICCAD.2006.320060

Optimal memoryless encoding for low power off-chip data buses. / Chee, Yeow Meng; Colbourn, Charles; Ling, Alan C H.

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2006. p. 369-374 4110200.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chee, YM, Colbourn, C & Ling, ACH 2006, Optimal memoryless encoding for low power off-chip data buses. in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD., 4110200, pp. 369-374, 2006 International Conference on Computer-Aided Design, ICCAD, San Jose, CA, United States, 11/5/06. https://doi.org/10.1109/ICCAD.2006.320060
Chee YM, Colbourn C, Ling ACH. Optimal memoryless encoding for low power off-chip data buses. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2006. p. 369-374. 4110200 https://doi.org/10.1109/ICCAD.2006.320060
Chee, Yeow Meng ; Colbourn, Charles ; Ling, Alan C H. / Optimal memoryless encoding for low power off-chip data buses. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2006. pp. 369-374
@inproceedings{48d967e71d9c493b86a009ad31c217f5,
title = "Optimal memoryless encoding for low power off-chip data buses",
abstract = "Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.",
author = "Chee, {Yeow Meng} and Charles Colbourn and Ling, {Alan C H}",
year = "2006",
doi = "10.1109/ICCAD.2006.320060",
language = "English (US)",
isbn = "1595933891",
pages = "369--374",
booktitle = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",

}

TY - GEN

T1 - Optimal memoryless encoding for low power off-chip data buses

AU - Chee, Yeow Meng

AU - Colbourn, Charles

AU - Ling, Alan C H

PY - 2006

Y1 - 2006

N2 - Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.

AB - Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first prov-ably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.

UR - http://www.scopus.com/inward/record.url?scp=46149126904&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46149126904&partnerID=8YFLogxK

U2 - 10.1109/ICCAD.2006.320060

DO - 10.1109/ICCAD.2006.320060

M3 - Conference contribution

AN - SCOPUS:46149126904

SN - 1595933891

SN - 9781595933898

SP - 369

EP - 374

BT - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

ER -