On the switching parameter variation of metal-oxide RRAM - Part I: Physical modeling and simulation methodology

Ximeng Guan, Shimeng Yu, H. S Philip Wong

Research output: Contribution to journalArticle

208 Citations (Scopus)

Abstract

The variation of switching parameters is one of the major challenges to both the scaling and volume production of metal-oxide-based resistive random-access memories (RRAMs). In this two-part paper, the source of such parameter variation is analyzed by a physics-based simulator, which is equipped with the capability to simulate a large number (∼1000) of cyclic SET-RESET operations. By comparing the simulation results with experimental data, it is found that the random current fluctuation experimentally observed in the RESET processes is caused by the competition between trap generation and recombination, whereas the variation of the high resistance states and the tail bits are directly correlated to the randomness of the trap dynamics. A combined strategy with a bilayer dielectric material and a write-verification technique is proposed to minimize the resistance variation. We describe the simulation methodology and discuss the dc results in Part I. The corroboration of the model and the device optimization strategy will be discussed in Part II.

Original languageEnglish (US)
Article number6152140
Pages (from-to)1172-1182
Number of pages11
JournalIEEE Transactions on Electron Devices
Volume59
Issue number4
DOIs
StatePublished - Apr 2012
Externally publishedYes

Fingerprint

Oxides
Physics
Simulators
Metals
Data storage equipment

Keywords

  • Device modeling
  • dielectric breakdown
  • fluctuations
  • metal oxide
  • resistive switching memory (RRAM)
  • switching parameter variation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

On the switching parameter variation of metal-oxide RRAM - Part I : Physical modeling and simulation methodology. / Guan, Ximeng; Yu, Shimeng; Wong, H. S Philip.

In: IEEE Transactions on Electron Devices, Vol. 59, No. 4, 6152140, 04.2012, p. 1172-1182.

Research output: Contribution to journalArticle

@article{075e83a6ef0848048794e6c2f259a50b,
title = "On the switching parameter variation of metal-oxide RRAM - Part I: Physical modeling and simulation methodology",
abstract = "The variation of switching parameters is one of the major challenges to both the scaling and volume production of metal-oxide-based resistive random-access memories (RRAMs). In this two-part paper, the source of such parameter variation is analyzed by a physics-based simulator, which is equipped with the capability to simulate a large number (∼1000) of cyclic SET-RESET operations. By comparing the simulation results with experimental data, it is found that the random current fluctuation experimentally observed in the RESET processes is caused by the competition between trap generation and recombination, whereas the variation of the high resistance states and the tail bits are directly correlated to the randomness of the trap dynamics. A combined strategy with a bilayer dielectric material and a write-verification technique is proposed to minimize the resistance variation. We describe the simulation methodology and discuss the dc results in Part I. The corroboration of the model and the device optimization strategy will be discussed in Part II.",
keywords = "Device modeling, dielectric breakdown, fluctuations, metal oxide, resistive switching memory (RRAM), switching parameter variation",
author = "Ximeng Guan and Shimeng Yu and Wong, {H. S Philip}",
year = "2012",
month = "4",
doi = "10.1109/TED.2012.2184545",
language = "English (US)",
volume = "59",
pages = "1172--1182",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - On the switching parameter variation of metal-oxide RRAM - Part I

T2 - Physical modeling and simulation methodology

AU - Guan, Ximeng

AU - Yu, Shimeng

AU - Wong, H. S Philip

PY - 2012/4

Y1 - 2012/4

N2 - The variation of switching parameters is one of the major challenges to both the scaling and volume production of metal-oxide-based resistive random-access memories (RRAMs). In this two-part paper, the source of such parameter variation is analyzed by a physics-based simulator, which is equipped with the capability to simulate a large number (∼1000) of cyclic SET-RESET operations. By comparing the simulation results with experimental data, it is found that the random current fluctuation experimentally observed in the RESET processes is caused by the competition between trap generation and recombination, whereas the variation of the high resistance states and the tail bits are directly correlated to the randomness of the trap dynamics. A combined strategy with a bilayer dielectric material and a write-verification technique is proposed to minimize the resistance variation. We describe the simulation methodology and discuss the dc results in Part I. The corroboration of the model and the device optimization strategy will be discussed in Part II.

AB - The variation of switching parameters is one of the major challenges to both the scaling and volume production of metal-oxide-based resistive random-access memories (RRAMs). In this two-part paper, the source of such parameter variation is analyzed by a physics-based simulator, which is equipped with the capability to simulate a large number (∼1000) of cyclic SET-RESET operations. By comparing the simulation results with experimental data, it is found that the random current fluctuation experimentally observed in the RESET processes is caused by the competition between trap generation and recombination, whereas the variation of the high resistance states and the tail bits are directly correlated to the randomness of the trap dynamics. A combined strategy with a bilayer dielectric material and a write-verification technique is proposed to minimize the resistance variation. We describe the simulation methodology and discuss the dc results in Part I. The corroboration of the model and the device optimization strategy will be discussed in Part II.

KW - Device modeling

KW - dielectric breakdown

KW - fluctuations

KW - metal oxide

KW - resistive switching memory (RRAM)

KW - switching parameter variation

UR - http://www.scopus.com/inward/record.url?scp=84859218369&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84859218369&partnerID=8YFLogxK

U2 - 10.1109/TED.2012.2184545

DO - 10.1109/TED.2012.2184545

M3 - Article

AN - SCOPUS:84859218369

VL - 59

SP - 1172

EP - 1182

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 4

M1 - 6152140

ER -