On the structure of the recessed-channel MOSFET for sub-100 nm Si CMOS

Meng Tao, Kody Varahramyan

Research output: Contribution to journalArticle

2 Scopus citations

Abstract

A theoretical study is presented to understand misalignment tolerance and process window for channel depth in the recessed-channel MOSFET for sub-100 nm Si CMOS. Simulations of the device at 100 nm demonstrate that the device is misalignment tolerant if it possesses two features: (1) symmetric source/drain (S/D) doping profiles and (2) a T-shaped gate. In addition, a relatively positive S/D junction depth with respect to the recessed channel provides a process window for channel depth. Therefore, a new device structure is proposed for the recessed-channel MOSFET, T-gate recessed-channel MOSFET, which can be fabricated with standard Si CMOS processes.

Original languageEnglish (US)
Pages (from-to)1805-1808
Number of pages4
JournalSolid-State Electronics
Volume45
Issue number10
DOIs
Publication statusPublished - Oct 2001
Externally publishedYes

    Fingerprint

Keywords

  • CMOSFETs
  • MOSFETs
  • Semiconductor device modeling
  • Silicon

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics

Cite this