On the decreasing significance of large standard cells in technology mapping

Jae-sun Seo, Igor L. Markov, Dennis Sylvester, David Blaauw

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Technology scaling reduces gate delays while wire delays may increase. Our work studies the interaction of this phenomenon with technology mapping and its impact on modern EDA flows. In particular, we demonstrate that the use of larger standard cells increases the number of long wires and may undermine circuit delay optimization at 65nm and below. Experiments with 130nm, 90nm, 65nm, and 45nm industrial CMOS technology suggest that limiting the use of larger standard cells in technology mapping becomes more effective at 65nm and 45nm node, resulting in up to 12% improvement in critical path delay on large benchmark circuits.

Original languageEnglish (US)
Title of host publicationIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
Pages116-121
Number of pages6
DOIs
StatePublished - 2008
Externally publishedYes
Event2008 International Conference on Computer-Aided Design, ICCAD - San Jose, CA, United States
Duration: Nov 10 2008Nov 13 2008

Other

Other2008 International Conference on Computer-Aided Design, ICCAD
CountryUnited States
CitySan Jose, CA
Period11/10/0811/13/08

Fingerprint

Wire
Delay circuits
Networks (circuits)
Experiments

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Computer Science Applications
  • Software

Cite this

Seo, J., Markov, I. L., Sylvester, D., & Blaauw, D. (2008). On the decreasing significance of large standard cells in technology mapping. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD (pp. 116-121). [4681561] https://doi.org/10.1109/ICCAD.2008.4681561

On the decreasing significance of large standard cells in technology mapping. / Seo, Jae-sun; Markov, Igor L.; Sylvester, Dennis; Blaauw, David.

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2008. p. 116-121 4681561.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Seo, J, Markov, IL, Sylvester, D & Blaauw, D 2008, On the decreasing significance of large standard cells in technology mapping. in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD., 4681561, pp. 116-121, 2008 International Conference on Computer-Aided Design, ICCAD, San Jose, CA, United States, 11/10/08. https://doi.org/10.1109/ICCAD.2008.4681561
Seo J, Markov IL, Sylvester D, Blaauw D. On the decreasing significance of large standard cells in technology mapping. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2008. p. 116-121. 4681561 https://doi.org/10.1109/ICCAD.2008.4681561
Seo, Jae-sun ; Markov, Igor L. ; Sylvester, Dennis ; Blaauw, David. / On the decreasing significance of large standard cells in technology mapping. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2008. pp. 116-121
@inproceedings{75ae8d5275ed491e866bf7225f5894cb,
title = "On the decreasing significance of large standard cells in technology mapping",
abstract = "Technology scaling reduces gate delays while wire delays may increase. Our work studies the interaction of this phenomenon with technology mapping and its impact on modern EDA flows. In particular, we demonstrate that the use of larger standard cells increases the number of long wires and may undermine circuit delay optimization at 65nm and below. Experiments with 130nm, 90nm, 65nm, and 45nm industrial CMOS technology suggest that limiting the use of larger standard cells in technology mapping becomes more effective at 65nm and 45nm node, resulting in up to 12{\%} improvement in critical path delay on large benchmark circuits.",
author = "Jae-sun Seo and Markov, {Igor L.} and Dennis Sylvester and David Blaauw",
year = "2008",
doi = "10.1109/ICCAD.2008.4681561",
language = "English (US)",
isbn = "9781424428205",
pages = "116--121",
booktitle = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",

}

TY - GEN

T1 - On the decreasing significance of large standard cells in technology mapping

AU - Seo, Jae-sun

AU - Markov, Igor L.

AU - Sylvester, Dennis

AU - Blaauw, David

PY - 2008

Y1 - 2008

N2 - Technology scaling reduces gate delays while wire delays may increase. Our work studies the interaction of this phenomenon with technology mapping and its impact on modern EDA flows. In particular, we demonstrate that the use of larger standard cells increases the number of long wires and may undermine circuit delay optimization at 65nm and below. Experiments with 130nm, 90nm, 65nm, and 45nm industrial CMOS technology suggest that limiting the use of larger standard cells in technology mapping becomes more effective at 65nm and 45nm node, resulting in up to 12% improvement in critical path delay on large benchmark circuits.

AB - Technology scaling reduces gate delays while wire delays may increase. Our work studies the interaction of this phenomenon with technology mapping and its impact on modern EDA flows. In particular, we demonstrate that the use of larger standard cells increases the number of long wires and may undermine circuit delay optimization at 65nm and below. Experiments with 130nm, 90nm, 65nm, and 45nm industrial CMOS technology suggest that limiting the use of larger standard cells in technology mapping becomes more effective at 65nm and 45nm node, resulting in up to 12% improvement in critical path delay on large benchmark circuits.

UR - http://www.scopus.com/inward/record.url?scp=57849139308&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57849139308&partnerID=8YFLogxK

U2 - 10.1109/ICCAD.2008.4681561

DO - 10.1109/ICCAD.2008.4681561

M3 - Conference contribution

AN - SCOPUS:57849139308

SN - 9781424428205

SP - 116

EP - 121

BT - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

ER -