New viterbi decoder design for code rate K/N

Hsiang ling Li, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A novel VLSI architecture is proposed for implementing a long constraint length Viterbi Decoder (VD) for code rate k/n. This architecture is based on the encoding structure where k input bits are shifted into k shift registers in each cycle. The architecture is designed in a hierarchical manner by breaking the system into several levels and designing each level independently. At each level, the number of computation units, the interconnection between the units as well as allocation and scheduling issues have been determined. In-place storage of accumulated path metrics and trace back implementation of the survivor memory have also been addressed. The resulting architecture is regular, flexible and achieves a better than linear tradeoff between hardware complexity and computation time.

Original languageEnglish (US)
Title of host publicationICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Pages2743-2746
Number of pages4
Volume4
StatePublished - 1995
EventProceedings of the 1995 20th International Conference on Acoustics, Speech, and Signal Processing. Part 2 (of 5) - Detroit, MI, USA
Duration: May 9 1995May 12 1995

Other

OtherProceedings of the 1995 20th International Conference on Acoustics, Speech, and Signal Processing. Part 2 (of 5)
CityDetroit, MI, USA
Period5/9/955/12/95

Fingerprint

Viterbi decoders
Shift registers
Scheduling
shift registers
Hardware
Data storage equipment
scheduling
very large scale integration
tradeoffs
hardware
coding
cycles

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Acoustics and Ultrasonics

Cite this

Li, H. L., & Chakrabarti, C. (1995). New viterbi decoder design for code rate K/N. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings (Vol. 4, pp. 2743-2746)

New viterbi decoder design for code rate K/N. / Li, Hsiang ling; Chakrabarti, Chaitali.

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 4 1995. p. 2743-2746.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Li, HL & Chakrabarti, C 1995, New viterbi decoder design for code rate K/N. in ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. vol. 4, pp. 2743-2746, Proceedings of the 1995 20th International Conference on Acoustics, Speech, and Signal Processing. Part 2 (of 5), Detroit, MI, USA, 5/9/95.
Li HL, Chakrabarti C. New viterbi decoder design for code rate K/N. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 4. 1995. p. 2743-2746
Li, Hsiang ling ; Chakrabarti, Chaitali. / New viterbi decoder design for code rate K/N. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 4 1995. pp. 2743-2746
@inproceedings{7d962d51431f4285b536a41cf4788cdc,
title = "New viterbi decoder design for code rate K/N",
abstract = "A novel VLSI architecture is proposed for implementing a long constraint length Viterbi Decoder (VD) for code rate k/n. This architecture is based on the encoding structure where k input bits are shifted into k shift registers in each cycle. The architecture is designed in a hierarchical manner by breaking the system into several levels and designing each level independently. At each level, the number of computation units, the interconnection between the units as well as allocation and scheduling issues have been determined. In-place storage of accumulated path metrics and trace back implementation of the survivor memory have also been addressed. The resulting architecture is regular, flexible and achieves a better than linear tradeoff between hardware complexity and computation time.",
author = "Li, {Hsiang ling} and Chaitali Chakrabarti",
year = "1995",
language = "English (US)",
volume = "4",
pages = "2743--2746",
booktitle = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

}

TY - GEN

T1 - New viterbi decoder design for code rate K/N

AU - Li, Hsiang ling

AU - Chakrabarti, Chaitali

PY - 1995

Y1 - 1995

N2 - A novel VLSI architecture is proposed for implementing a long constraint length Viterbi Decoder (VD) for code rate k/n. This architecture is based on the encoding structure where k input bits are shifted into k shift registers in each cycle. The architecture is designed in a hierarchical manner by breaking the system into several levels and designing each level independently. At each level, the number of computation units, the interconnection between the units as well as allocation and scheduling issues have been determined. In-place storage of accumulated path metrics and trace back implementation of the survivor memory have also been addressed. The resulting architecture is regular, flexible and achieves a better than linear tradeoff between hardware complexity and computation time.

AB - A novel VLSI architecture is proposed for implementing a long constraint length Viterbi Decoder (VD) for code rate k/n. This architecture is based on the encoding structure where k input bits are shifted into k shift registers in each cycle. The architecture is designed in a hierarchical manner by breaking the system into several levels and designing each level independently. At each level, the number of computation units, the interconnection between the units as well as allocation and scheduling issues have been determined. In-place storage of accumulated path metrics and trace back implementation of the survivor memory have also been addressed. The resulting architecture is regular, flexible and achieves a better than linear tradeoff between hardware complexity and computation time.

UR - http://www.scopus.com/inward/record.url?scp=0028996831&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028996831&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0028996831

VL - 4

SP - 2743

EP - 2746

BT - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

ER -