NBTI-aware circuit node criticality computation

Shengqi Yang, Wenping Wang, Mark Hagan, Wei Zhang, Pallav Gupta, Yu Cao

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

For sub-65nm technology nodes, Negative Bias Temperature Instability (NBTI) has become a primary limiting factor of circuit lifetime. During the past few years, researchers have spent considerable effort on accurate modeling and characterization of circuit delay degradation caused by NBTI at different design levels. The search for techniques and methodologies which can aid in effectively minimizing the NBTI effect on circuit delay is still underway. In this work, we present the usage of node criticality computation to drive NBTIaware timing analysis and optimization. Circuits that have undergone this optimization flow show strong resistance to NBTI delay degradation. For the first time, this work proposes a node criticality computation algorithm under an NBTI-aware timing analysis and optimization framework. Our work provides answers to the following yet unaddressed questions: (a) what is the definition of node criticality in a circuit under the NBTI effect? (b) how do we identify the critical nodes that, once protected, will be immune to NBTI timingdegradation? and (c) what are the NBTI effect attenuation approaches? Experimental results indicate that by protecting the critical nodes found by our proposed methodology, circuit delay degradation can be reduced by up to 50%. Combined with peak temperature reduction, the delay degradation can be be further improved.

Original languageEnglish (US)
Article number23
JournalACM Journal on Emerging Technologies in Computing Systems
Volume9
Issue number3
DOIs
StatePublished - 2013

Fingerprint

Networks (circuits)
Delay circuits
Degradation
Negative bias temperature instability
Temperature

Keywords

  • Circuit aging and reliability
  • Computer-aided design
  • Negative bias temperature instability
  • Node criticality computation
  • Timing analysis and optimization

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering

Cite this

NBTI-aware circuit node criticality computation. / Yang, Shengqi; Wang, Wenping; Hagan, Mark; Zhang, Wei; Gupta, Pallav; Cao, Yu.

In: ACM Journal on Emerging Technologies in Computing Systems, Vol. 9, No. 3, 23, 2013.

Research output: Contribution to journalArticle

Yang, Shengqi ; Wang, Wenping ; Hagan, Mark ; Zhang, Wei ; Gupta, Pallav ; Cao, Yu. / NBTI-aware circuit node criticality computation. In: ACM Journal on Emerging Technologies in Computing Systems. 2013 ; Vol. 9, No. 3.
@article{93dfce2aa4c642f6b9b3ac44b6eb33a0,
title = "NBTI-aware circuit node criticality computation",
abstract = "For sub-65nm technology nodes, Negative Bias Temperature Instability (NBTI) has become a primary limiting factor of circuit lifetime. During the past few years, researchers have spent considerable effort on accurate modeling and characterization of circuit delay degradation caused by NBTI at different design levels. The search for techniques and methodologies which can aid in effectively minimizing the NBTI effect on circuit delay is still underway. In this work, we present the usage of node criticality computation to drive NBTIaware timing analysis and optimization. Circuits that have undergone this optimization flow show strong resistance to NBTI delay degradation. For the first time, this work proposes a node criticality computation algorithm under an NBTI-aware timing analysis and optimization framework. Our work provides answers to the following yet unaddressed questions: (a) what is the definition of node criticality in a circuit under the NBTI effect? (b) how do we identify the critical nodes that, once protected, will be immune to NBTI timingdegradation? and (c) what are the NBTI effect attenuation approaches? Experimental results indicate that by protecting the critical nodes found by our proposed methodology, circuit delay degradation can be reduced by up to 50{\%}. Combined with peak temperature reduction, the delay degradation can be be further improved.",
keywords = "Circuit aging and reliability, Computer-aided design, Negative bias temperature instability, Node criticality computation, Timing analysis and optimization",
author = "Shengqi Yang and Wenping Wang and Mark Hagan and Wei Zhang and Pallav Gupta and Yu Cao",
year = "2013",
doi = "10.1145/2491681",
language = "English (US)",
volume = "9",
journal = "ACM Journal on Emerging Technologies in Computing Systems",
issn = "1550-4832",
publisher = "Association for Computing Machinery (ACM)",
number = "3",

}

TY - JOUR

T1 - NBTI-aware circuit node criticality computation

AU - Yang, Shengqi

AU - Wang, Wenping

AU - Hagan, Mark

AU - Zhang, Wei

AU - Gupta, Pallav

AU - Cao, Yu

PY - 2013

Y1 - 2013

N2 - For sub-65nm technology nodes, Negative Bias Temperature Instability (NBTI) has become a primary limiting factor of circuit lifetime. During the past few years, researchers have spent considerable effort on accurate modeling and characterization of circuit delay degradation caused by NBTI at different design levels. The search for techniques and methodologies which can aid in effectively minimizing the NBTI effect on circuit delay is still underway. In this work, we present the usage of node criticality computation to drive NBTIaware timing analysis and optimization. Circuits that have undergone this optimization flow show strong resistance to NBTI delay degradation. For the first time, this work proposes a node criticality computation algorithm under an NBTI-aware timing analysis and optimization framework. Our work provides answers to the following yet unaddressed questions: (a) what is the definition of node criticality in a circuit under the NBTI effect? (b) how do we identify the critical nodes that, once protected, will be immune to NBTI timingdegradation? and (c) what are the NBTI effect attenuation approaches? Experimental results indicate that by protecting the critical nodes found by our proposed methodology, circuit delay degradation can be reduced by up to 50%. Combined with peak temperature reduction, the delay degradation can be be further improved.

AB - For sub-65nm technology nodes, Negative Bias Temperature Instability (NBTI) has become a primary limiting factor of circuit lifetime. During the past few years, researchers have spent considerable effort on accurate modeling and characterization of circuit delay degradation caused by NBTI at different design levels. The search for techniques and methodologies which can aid in effectively minimizing the NBTI effect on circuit delay is still underway. In this work, we present the usage of node criticality computation to drive NBTIaware timing analysis and optimization. Circuits that have undergone this optimization flow show strong resistance to NBTI delay degradation. For the first time, this work proposes a node criticality computation algorithm under an NBTI-aware timing analysis and optimization framework. Our work provides answers to the following yet unaddressed questions: (a) what is the definition of node criticality in a circuit under the NBTI effect? (b) how do we identify the critical nodes that, once protected, will be immune to NBTI timingdegradation? and (c) what are the NBTI effect attenuation approaches? Experimental results indicate that by protecting the critical nodes found by our proposed methodology, circuit delay degradation can be reduced by up to 50%. Combined with peak temperature reduction, the delay degradation can be be further improved.

KW - Circuit aging and reliability

KW - Computer-aided design

KW - Negative bias temperature instability

KW - Node criticality computation

KW - Timing analysis and optimization

UR - http://www.scopus.com/inward/record.url?scp=84885667804&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84885667804&partnerID=8YFLogxK

U2 - 10.1145/2491681

DO - 10.1145/2491681

M3 - Article

VL - 9

JO - ACM Journal on Emerging Technologies in Computing Systems

JF - ACM Journal on Emerging Technologies in Computing Systems

SN - 1550-4832

IS - 3

M1 - 23

ER -