Multi-level logic optimization for low power using local logic transformations

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Scopus citations

Abstract

In this paper we present an efficient technique to reduce the switching activity in a CMOS combinational logic network based on local logic transformations. These transformations consist of adding redundant connections or gates so as to reduce the switching activity. Simple and efficient procedures, based on logic implication, for identifying the sources and targets of the redundant connections are presented. Additionally, procedures that permit the designer to trade-off power and delay after the transformations are described. Results of experiments on the MCNC benchmark circuits are given. The results indicate that significant reduction of the switching activities of a CMOS combinational circuit can be achieved with a very low area overhead and low computational cost.

Original languageEnglish (US)
Title of host publicationIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Editors Anon
PublisherIEEE
Pages270-277
Number of pages8
Publication statusPublished - 1996
EventProceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design - San Jose, CA, USA
Duration: Nov 10 1996Nov 14 1996

Other

OtherProceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design
CitySan Jose, CA, USA
Period11/10/9611/14/96

    Fingerprint

ASJC Scopus subject areas

  • Software

Cite this

Wang, Q., & Vrudhula, S. (1996). Multi-level logic optimization for low power using local logic transformations. In Anon (Ed.), IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (pp. 270-277). IEEE.