Multi-attribute optimization with application to leakage-delay trade-offs using utility theory

Sarvesh Bhardwaj, Sarma Vrudhula

Research output: Contribution to journalArticle

Abstract

The growth of leakage at an exponential rate has made it as important as delay in the design of nanometer scale circuits. Traditional single-attribute optimization problems force a designer to choose either power or delay as the objective function and minimize it with constraints on other attributes. However this approach does not provide the designer with enough freedom to incorporate trade-offs between various attributes such as leakage and delay. The only approach (although rigid) that does provides such a trade-off is the minimization of energy-delay product (EDP). In this paper we present a utility theoretic approach for the joint optimization of leakage and delay. This provides a general framework for quantifying a designer's preferences for trade-offs between leakage and delay. We show that EDP is an element of a larger class of such utility functions. The resulting multi-attribute optimization problem is modeled as a convex gate sizing problem that is solved exactly using Geometric Programming. The resulting solution gives a design point that is optimal with respect to the designer's preferences.

Original languageEnglish (US)
Pages (from-to)68-80
Number of pages13
JournalJournal of Low Power Electronics
Volume4
Issue number1
DOIs
StatePublished - Apr 2008

Fingerprint

Networks (circuits)

Keywords

  • Circuit optimization
  • Delay
  • Leakage
  • Utility

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Multi-attribute optimization with application to leakage-delay trade-offs using utility theory. / Bhardwaj, Sarvesh; Vrudhula, Sarma.

In: Journal of Low Power Electronics, Vol. 4, No. 1, 04.2008, p. 68-80.

Research output: Contribution to journalArticle

@article{ee24d7d4029e4891875ec9325e873d89,
title = "Multi-attribute optimization with application to leakage-delay trade-offs using utility theory",
abstract = "The growth of leakage at an exponential rate has made it as important as delay in the design of nanometer scale circuits. Traditional single-attribute optimization problems force a designer to choose either power or delay as the objective function and minimize it with constraints on other attributes. However this approach does not provide the designer with enough freedom to incorporate trade-offs between various attributes such as leakage and delay. The only approach (although rigid) that does provides such a trade-off is the minimization of energy-delay product (EDP). In this paper we present a utility theoretic approach for the joint optimization of leakage and delay. This provides a general framework for quantifying a designer's preferences for trade-offs between leakage and delay. We show that EDP is an element of a larger class of such utility functions. The resulting multi-attribute optimization problem is modeled as a convex gate sizing problem that is solved exactly using Geometric Programming. The resulting solution gives a design point that is optimal with respect to the designer's preferences.",
keywords = "Circuit optimization, Delay, Leakage, Utility",
author = "Sarvesh Bhardwaj and Sarma Vrudhula",
year = "2008",
month = "4",
doi = "10.1166/jolpe.2008.147",
language = "English (US)",
volume = "4",
pages = "68--80",
journal = "Journal of Low Power Electronics",
issn = "1546-1998",
publisher = "American Scientific Publishers",
number = "1",

}

TY - JOUR

T1 - Multi-attribute optimization with application to leakage-delay trade-offs using utility theory

AU - Bhardwaj, Sarvesh

AU - Vrudhula, Sarma

PY - 2008/4

Y1 - 2008/4

N2 - The growth of leakage at an exponential rate has made it as important as delay in the design of nanometer scale circuits. Traditional single-attribute optimization problems force a designer to choose either power or delay as the objective function and minimize it with constraints on other attributes. However this approach does not provide the designer with enough freedom to incorporate trade-offs between various attributes such as leakage and delay. The only approach (although rigid) that does provides such a trade-off is the minimization of energy-delay product (EDP). In this paper we present a utility theoretic approach for the joint optimization of leakage and delay. This provides a general framework for quantifying a designer's preferences for trade-offs between leakage and delay. We show that EDP is an element of a larger class of such utility functions. The resulting multi-attribute optimization problem is modeled as a convex gate sizing problem that is solved exactly using Geometric Programming. The resulting solution gives a design point that is optimal with respect to the designer's preferences.

AB - The growth of leakage at an exponential rate has made it as important as delay in the design of nanometer scale circuits. Traditional single-attribute optimization problems force a designer to choose either power or delay as the objective function and minimize it with constraints on other attributes. However this approach does not provide the designer with enough freedom to incorporate trade-offs between various attributes such as leakage and delay. The only approach (although rigid) that does provides such a trade-off is the minimization of energy-delay product (EDP). In this paper we present a utility theoretic approach for the joint optimization of leakage and delay. This provides a general framework for quantifying a designer's preferences for trade-offs between leakage and delay. We show that EDP is an element of a larger class of such utility functions. The resulting multi-attribute optimization problem is modeled as a convex gate sizing problem that is solved exactly using Geometric Programming. The resulting solution gives a design point that is optimal with respect to the designer's preferences.

KW - Circuit optimization

KW - Delay

KW - Leakage

KW - Utility

UR - http://www.scopus.com/inward/record.url?scp=62349119312&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=62349119312&partnerID=8YFLogxK

U2 - 10.1166/jolpe.2008.147

DO - 10.1166/jolpe.2008.147

M3 - Article

AN - SCOPUS:62349119312

VL - 4

SP - 68

EP - 80

JO - Journal of Low Power Electronics

JF - Journal of Low Power Electronics

SN - 1546-1998

IS - 1

ER -