Motion estimation architecture for video compression

Research output: Contribution to journalArticle

22 Scopus citations

Abstract

In this paper, we propose a VLSI architecture which implements the full search block matching motion estimation algorithm in real-time. The architecture consists of a 2-D structure of basic cells (BC's) where each BC is capable of computing the mean absolute error. The interblock dependency is exploited and hence the architecture can meet the real time requirement in various applications. Most importantly, the architecture is simple, modular and cascadable. This makes possible VLSI implementation as a codec.

Original languageEnglish (US)
Pages (from-to)292-297
Number of pages6
JournalIEEE Transactions on Consumer Electronics
Volume39
Issue number3
DOIs
StatePublished - Aug 1993
Externally publishedYes

ASJC Scopus subject areas

  • Media Technology
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Motion estimation architecture for video compression'. Together they form a unique fingerprint.

  • Cite this