Abstract

In recent years, technology has advanced to fabricate integrated circuits (ICs) at 14 nm gate length commercially [1]. Fab industry giants, such as Intel, TSMC, Samsung, and Global Foundries, have plans to fabricate ICs at 10 nm by 2017. Samsung has already fabricated and tested 128 Mb SRAM in 10 nm [2] and is hoping to commercialize the process by the end of 2016. This aggressive scaling of technology is possible because of the advent of fin-shaped 2field-effect transistors (FinFETs) and fully depleted silicon-on-insulator (FD-SOI) device technology.

Original languageEnglish (US)
Title of host publicationNanophononics
Subtitle of host publicationThermal Generation, Transport, and Conversion at the Nanoscale
PublisherPan Stanford Publishing Pte. Ltd.
Pages1-30
Number of pages30
ISBN (Electronic)9781351609449
ISBN (Print)9789814774413
DOIs
StatePublished - Jan 1 2017

Fingerprint

integrated circuits
Heating
foundries
heating
Integrated circuits
fins
transistors
industries
Static random access storage
insulators
Foundries
Silicon
scaling
Transistors
silicon
Industry

ASJC Scopus subject areas

  • Physics and Astronomy(all)
  • Engineering(all)
  • Materials Science(all)

Cite this

Raleva, K., Shaik, A. R., Qazi, S. S., Daugherty, R., Laturia, A., Kaczer, B., ... Vasileska, D. (2017). Modeling self-heating effects in nanoscale devices. In Nanophononics: Thermal Generation, Transport, and Conversion at the Nanoscale (pp. 1-30). Pan Stanford Publishing Pte. Ltd.. https://doi.org/10.1201/9781315108223

Modeling self-heating effects in nanoscale devices. / Raleva, Katerina; Shaik, Abdul Rawoof; Qazi, Suleman Sami; Daugherty, Robin; Laturia, Akash; Kaczer, Ben; Bury, Eric; Vasileska, Dragica.

Nanophononics: Thermal Generation, Transport, and Conversion at the Nanoscale. Pan Stanford Publishing Pte. Ltd., 2017. p. 1-30.

Research output: Chapter in Book/Report/Conference proceedingChapter

Raleva, K, Shaik, AR, Qazi, SS, Daugherty, R, Laturia, A, Kaczer, B, Bury, E & Vasileska, D 2017, Modeling self-heating effects in nanoscale devices. in Nanophononics: Thermal Generation, Transport, and Conversion at the Nanoscale. Pan Stanford Publishing Pte. Ltd., pp. 1-30. https://doi.org/10.1201/9781315108223
Raleva K, Shaik AR, Qazi SS, Daugherty R, Laturia A, Kaczer B et al. Modeling self-heating effects in nanoscale devices. In Nanophononics: Thermal Generation, Transport, and Conversion at the Nanoscale. Pan Stanford Publishing Pte. Ltd. 2017. p. 1-30 https://doi.org/10.1201/9781315108223
Raleva, Katerina ; Shaik, Abdul Rawoof ; Qazi, Suleman Sami ; Daugherty, Robin ; Laturia, Akash ; Kaczer, Ben ; Bury, Eric ; Vasileska, Dragica. / Modeling self-heating effects in nanoscale devices. Nanophononics: Thermal Generation, Transport, and Conversion at the Nanoscale. Pan Stanford Publishing Pte. Ltd., 2017. pp. 1-30
@inbook{28012ae3bb594ecf8543a38112962b8c,
title = "Modeling self-heating effects in nanoscale devices",
abstract = "In recent years, technology has advanced to fabricate integrated circuits (ICs) at 14 nm gate length commercially [1]. Fab industry giants, such as Intel, TSMC, Samsung, and Global Foundries, have plans to fabricate ICs at 10 nm by 2017. Samsung has already fabricated and tested 128 Mb SRAM in 10 nm [2] and is hoping to commercialize the process by the end of 2016. This aggressive scaling of technology is possible because of the advent of fin-shaped 2field-effect transistors (FinFETs) and fully depleted silicon-on-insulator (FD-SOI) device technology.",
author = "Katerina Raleva and Shaik, {Abdul Rawoof} and Qazi, {Suleman Sami} and Robin Daugherty and Akash Laturia and Ben Kaczer and Eric Bury and Dragica Vasileska",
year = "2017",
month = "1",
day = "1",
doi = "10.1201/9781315108223",
language = "English (US)",
isbn = "9789814774413",
pages = "1--30",
booktitle = "Nanophononics",
publisher = "Pan Stanford Publishing Pte. Ltd.",

}

TY - CHAP

T1 - Modeling self-heating effects in nanoscale devices

AU - Raleva, Katerina

AU - Shaik, Abdul Rawoof

AU - Qazi, Suleman Sami

AU - Daugherty, Robin

AU - Laturia, Akash

AU - Kaczer, Ben

AU - Bury, Eric

AU - Vasileska, Dragica

PY - 2017/1/1

Y1 - 2017/1/1

N2 - In recent years, technology has advanced to fabricate integrated circuits (ICs) at 14 nm gate length commercially [1]. Fab industry giants, such as Intel, TSMC, Samsung, and Global Foundries, have plans to fabricate ICs at 10 nm by 2017. Samsung has already fabricated and tested 128 Mb SRAM in 10 nm [2] and is hoping to commercialize the process by the end of 2016. This aggressive scaling of technology is possible because of the advent of fin-shaped 2field-effect transistors (FinFETs) and fully depleted silicon-on-insulator (FD-SOI) device technology.

AB - In recent years, technology has advanced to fabricate integrated circuits (ICs) at 14 nm gate length commercially [1]. Fab industry giants, such as Intel, TSMC, Samsung, and Global Foundries, have plans to fabricate ICs at 10 nm by 2017. Samsung has already fabricated and tested 128 Mb SRAM in 10 nm [2] and is hoping to commercialize the process by the end of 2016. This aggressive scaling of technology is possible because of the advent of fin-shaped 2field-effect transistors (FinFETs) and fully depleted silicon-on-insulator (FD-SOI) device technology.

UR - http://www.scopus.com/inward/record.url?scp=85054284269&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85054284269&partnerID=8YFLogxK

U2 - 10.1201/9781315108223

DO - 10.1201/9781315108223

M3 - Chapter

AN - SCOPUS:85054284269

SN - 9789814774413

SP - 1

EP - 30

BT - Nanophononics

PB - Pan Stanford Publishing Pte. Ltd.

ER -