Modeling Metal Dishing for Interconnect Optimization

Runzi Chang, Yu Cao, Costas J. Spanos

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

An analytical dishing model is developed for the damascene process, based on experimental data and physical analysis. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is favorable when the dishing radius is less than 50μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is 2-4 from both efficiency and performance considerations.

Original languageEnglish (US)
Title of host publicationTechnical Digest - International Electron Devices Meeting
Pages249-252
Number of pages4
StatePublished - 2003
Externally publishedYes
EventIEEE International Electron Devices Meeting - Washington, DC, United States
Duration: Dec 8 2003Dec 10 2003

Other

OtherIEEE International Electron Devices Meeting
CountryUnited States
CityWashington, DC
Period12/8/0312/10/03

Fingerprint

Metals
Analytical models

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Chang, R., Cao, Y., & Spanos, C. J. (2003). Modeling Metal Dishing for Interconnect Optimization. In Technical Digest - International Electron Devices Meeting (pp. 249-252)

Modeling Metal Dishing for Interconnect Optimization. / Chang, Runzi; Cao, Yu; Spanos, Costas J.

Technical Digest - International Electron Devices Meeting. 2003. p. 249-252.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chang, R, Cao, Y & Spanos, CJ 2003, Modeling Metal Dishing for Interconnect Optimization. in Technical Digest - International Electron Devices Meeting. pp. 249-252, IEEE International Electron Devices Meeting, Washington, DC, United States, 12/8/03.
Chang R, Cao Y, Spanos CJ. Modeling Metal Dishing for Interconnect Optimization. In Technical Digest - International Electron Devices Meeting. 2003. p. 249-252
Chang, Runzi ; Cao, Yu ; Spanos, Costas J. / Modeling Metal Dishing for Interconnect Optimization. Technical Digest - International Electron Devices Meeting. 2003. pp. 249-252
@inproceedings{fcbd805aa6f849998d638cf1ac37ab98,
title = "Modeling Metal Dishing for Interconnect Optimization",
abstract = "An analytical dishing model is developed for the damascene process, based on experimental data and physical analysis. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is favorable when the dishing radius is less than 50μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is 2-4 from both efficiency and performance considerations.",
author = "Runzi Chang and Yu Cao and Spanos, {Costas J.}",
year = "2003",
language = "English (US)",
pages = "249--252",
booktitle = "Technical Digest - International Electron Devices Meeting",

}

TY - GEN

T1 - Modeling Metal Dishing for Interconnect Optimization

AU - Chang, Runzi

AU - Cao, Yu

AU - Spanos, Costas J.

PY - 2003

Y1 - 2003

N2 - An analytical dishing model is developed for the damascene process, based on experimental data and physical analysis. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is favorable when the dishing radius is less than 50μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is 2-4 from both efficiency and performance considerations.

AB - An analytical dishing model is developed for the damascene process, based on experimental data and physical analysis. A study utilizing this model shows that the impact of dishing on performance can be mitigated at both the process and design stages. More specifically, process improvement is favorable when the dishing radius is less than 50μm. During design, dishing effects can be suppressed by uniformly splitting a wide line into several narrower lines; the most beneficial number of line-splitting is 2-4 from both efficiency and performance considerations.

UR - http://www.scopus.com/inward/record.url?scp=0842288266&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0842288266&partnerID=8YFLogxK

M3 - Conference contribution

SP - 249

EP - 252

BT - Technical Digest - International Electron Devices Meeting

ER -