Methods for designing low-leakage power supply clamps

Timothy J. Maloney, Steven S. Poon, Lawrence T. Clark

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Low power semiconductor components require minimizing leakage currents including those from ESD protection circuits. Here, MOSFET ESD power clamps with substantial leakage reduction over previous approaches are presented. Designs are described for core logic circuits and for I/O applications where supply voltages exceed what single gate oxides can reliably sustain.

Original languageEnglish (US)
Title of host publicationElectrical Overstress/Electrostatic Discharge Symposium Proceedings
PublisherESD Association
Volume2003-January
ISBN (Print)1585370576, 9781585370573
StatePublished - 2003
Externally publishedYes
Event25th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2003 - Las Vegas, United States
Duration: Sep 21 2003Sep 25 2003

Other

Other25th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2003
CountryUnited States
CityLas Vegas
Period9/21/039/25/03

Fingerprint

Logic circuits
Clamping devices
Leakage currents
Semiconductor materials
Oxides
Networks (circuits)
Electric potential
Power MOSFET

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Maloney, T. J., Poon, S. S., & Clark, L. T. (2003). Methods for designing low-leakage power supply clamps. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings (Vol. 2003-January). [5272044] ESD Association.

Methods for designing low-leakage power supply clamps. / Maloney, Timothy J.; Poon, Steven S.; Clark, Lawrence T.

Electrical Overstress/Electrostatic Discharge Symposium Proceedings. Vol. 2003-January ESD Association, 2003. 5272044.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Maloney, TJ, Poon, SS & Clark, LT 2003, Methods for designing low-leakage power supply clamps. in Electrical Overstress/Electrostatic Discharge Symposium Proceedings. vol. 2003-January, 5272044, ESD Association, 25th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2003, Las Vegas, United States, 9/21/03.
Maloney TJ, Poon SS, Clark LT. Methods for designing low-leakage power supply clamps. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings. Vol. 2003-January. ESD Association. 2003. 5272044
Maloney, Timothy J. ; Poon, Steven S. ; Clark, Lawrence T. / Methods for designing low-leakage power supply clamps. Electrical Overstress/Electrostatic Discharge Symposium Proceedings. Vol. 2003-January ESD Association, 2003.
@inproceedings{e9ac70c3e6f8400085a71519c6a00479,
title = "Methods for designing low-leakage power supply clamps",
abstract = "Low power semiconductor components require minimizing leakage currents including those from ESD protection circuits. Here, MOSFET ESD power clamps with substantial leakage reduction over previous approaches are presented. Designs are described for core logic circuits and for I/O applications where supply voltages exceed what single gate oxides can reliably sustain.",
author = "Maloney, {Timothy J.} and Poon, {Steven S.} and Clark, {Lawrence T.}",
year = "2003",
language = "English (US)",
isbn = "1585370576",
volume = "2003-January",
booktitle = "Electrical Overstress/Electrostatic Discharge Symposium Proceedings",
publisher = "ESD Association",

}

TY - GEN

T1 - Methods for designing low-leakage power supply clamps

AU - Maloney, Timothy J.

AU - Poon, Steven S.

AU - Clark, Lawrence T.

PY - 2003

Y1 - 2003

N2 - Low power semiconductor components require minimizing leakage currents including those from ESD protection circuits. Here, MOSFET ESD power clamps with substantial leakage reduction over previous approaches are presented. Designs are described for core logic circuits and for I/O applications where supply voltages exceed what single gate oxides can reliably sustain.

AB - Low power semiconductor components require minimizing leakage currents including those from ESD protection circuits. Here, MOSFET ESD power clamps with substantial leakage reduction over previous approaches are presented. Designs are described for core logic circuits and for I/O applications where supply voltages exceed what single gate oxides can reliably sustain.

UR - http://www.scopus.com/inward/record.url?scp=84945242654&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84945242654&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84945242654

SN - 1585370576

SN - 9781585370573

VL - 2003-January

BT - Electrical Overstress/Electrostatic Discharge Symposium Proceedings

PB - ESD Association

ER -