Memory sub-banking scheme for high throughput MAP-based SISO decoders

Mayank Tiwari, Yuming Zhu, Chaitali Chakrabarti

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

The sliding window (SW) approach has been proposed as an effective means of reducing the memory requirements as well as the decoding latency of the maximum a posteriori (MAP) based soft-input soft-output (SISO) decoder in a Turbo decoder. In this paper, we present sub-banked memory implementations (both single port and dual port) of the SW SISO decoder that achieves high throughput, low decoding latency, and reduced memory energy consumption. Our contributions include derivation of the optimal memory sub-banked structure for different SW configurations, study of the relationship between memory size and energy consumption for different SW configurations and study of the effect of number of sub-banks on the throughput/decoding latency for a given SW configuration.

Original languageEnglish (US)
Pages (from-to)494-498
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume13
Issue number4
DOIs
StatePublished - Apr 2005

Keywords

  • High throughput
  • Memory sub-banking
  • Sliding window (SW)
  • Tradeoffs
  • Turbo decoder

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Memory sub-banking scheme for high throughput MAP-based SISO decoders'. Together they form a unique fingerprint.

Cite this