Memory exploration for low power, embedded systems

Wen Tsong Shiue, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingChapter

116 Citations (Scopus)

Abstract

In embedded system design, the designer has to choose an on-chip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory exploration strategy based on three performance metrics, namely, cache size, the number of processor cycles and the energy consumption. We show how the performance is affected by cache parameters such as cache size, line size, set associativity and tiling, and the off-chip data organization. We show the importance of including energy in the performance metrics, since an increase in the cache line size, cache size, tiling and set associativity reduces the number of cycles but does not necessarily reduce the energy consumption. These performance metrics help us find the minimum energy cache configuration if time is the hard constraint, or the minimum time cache configuration if energy is the hard constraint.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
PublisherIEEE
Pages140-145
Number of pages6
StatePublished - 1999
EventProceedings of the 1999 36th Annual Design Automation Conference (DAC) - New Orleans, LA, USA
Duration: Jun 21 1999Jun 25 1999

Other

OtherProceedings of the 1999 36th Annual Design Automation Conference (DAC)
CityNew Orleans, LA, USA
Period6/21/996/25/99

Fingerprint

Embedded systems
Energy utilization
Data storage equipment
Systems analysis

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Shiue, W. T., & Chakrabarti, C. (1999). Memory exploration for low power, embedded systems. In Proceedings - Design Automation Conference (pp. 140-145). IEEE.

Memory exploration for low power, embedded systems. / Shiue, Wen Tsong; Chakrabarti, Chaitali.

Proceedings - Design Automation Conference. IEEE, 1999. p. 140-145.

Research output: Chapter in Book/Report/Conference proceedingChapter

Shiue, WT & Chakrabarti, C 1999, Memory exploration for low power, embedded systems. in Proceedings - Design Automation Conference. IEEE, pp. 140-145, Proceedings of the 1999 36th Annual Design Automation Conference (DAC), New Orleans, LA, USA, 6/21/99.
Shiue WT, Chakrabarti C. Memory exploration for low power, embedded systems. In Proceedings - Design Automation Conference. IEEE. 1999. p. 140-145
Shiue, Wen Tsong ; Chakrabarti, Chaitali. / Memory exploration for low power, embedded systems. Proceedings - Design Automation Conference. IEEE, 1999. pp. 140-145
@inbook{d4b911e763934af99cb2608be3c4ebf7,
title = "Memory exploration for low power, embedded systems",
abstract = "In embedded system design, the designer has to choose an on-chip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory exploration strategy based on three performance metrics, namely, cache size, the number of processor cycles and the energy consumption. We show how the performance is affected by cache parameters such as cache size, line size, set associativity and tiling, and the off-chip data organization. We show the importance of including energy in the performance metrics, since an increase in the cache line size, cache size, tiling and set associativity reduces the number of cycles but does not necessarily reduce the energy consumption. These performance metrics help us find the minimum energy cache configuration if time is the hard constraint, or the minimum time cache configuration if energy is the hard constraint.",
author = "Shiue, {Wen Tsong} and Chaitali Chakrabarti",
year = "1999",
language = "English (US)",
pages = "140--145",
booktitle = "Proceedings - Design Automation Conference",
publisher = "IEEE",

}

TY - CHAP

T1 - Memory exploration for low power, embedded systems

AU - Shiue, Wen Tsong

AU - Chakrabarti, Chaitali

PY - 1999

Y1 - 1999

N2 - In embedded system design, the designer has to choose an on-chip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory exploration strategy based on three performance metrics, namely, cache size, the number of processor cycles and the energy consumption. We show how the performance is affected by cache parameters such as cache size, line size, set associativity and tiling, and the off-chip data organization. We show the importance of including energy in the performance metrics, since an increase in the cache line size, cache size, tiling and set associativity reduces the number of cycles but does not necessarily reduce the energy consumption. These performance metrics help us find the minimum energy cache configuration if time is the hard constraint, or the minimum time cache configuration if energy is the hard constraint.

AB - In embedded system design, the designer has to choose an on-chip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory exploration strategy based on three performance metrics, namely, cache size, the number of processor cycles and the energy consumption. We show how the performance is affected by cache parameters such as cache size, line size, set associativity and tiling, and the off-chip data organization. We show the importance of including energy in the performance metrics, since an increase in the cache line size, cache size, tiling and set associativity reduces the number of cycles but does not necessarily reduce the energy consumption. These performance metrics help us find the minimum energy cache configuration if time is the hard constraint, or the minimum time cache configuration if energy is the hard constraint.

UR - http://www.scopus.com/inward/record.url?scp=0032630130&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032630130&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0032630130

SP - 140

EP - 145

BT - Proceedings - Design Automation Conference

PB - IEEE

ER -