Abstract
A physical yet compact gate delay model is developed integrating short-channel effects and the Alpha-power law based timing model. This analytical approach accurately predicts both nominal delay and delay variability over a wide range of bias conditions, including sub-threshold. Excellent model scalability enables efficient mapping between process variations and delay variability at the circuit level. Based on this model, relative importance of physical effects on delay variability has been identified. While effective channel length variation is the leading source for variability at current 90nm node, performance variability is actually more sensitive to threshold variation at the sub-threshold region. Furthermore, this model is applied to investigate the limitation of low power design techniques in the presence of process variations, particularly dual V th and L biasing. Due to excessive variability under low V DD, these techniques become ineffective.
Original language | English (US) |
---|---|
Title of host publication | Proceedings - Design Automation Conference |
Pages | 658-663 |
Number of pages | 6 |
State | Published - 2005 |
Event | 42nd Design Automation Conference, DAC 2005 - Anaheim, CA, United States Duration: Jun 13 2005 → Jun 17 2005 |
Other
Other | 42nd Design Automation Conference, DAC 2005 |
---|---|
Country/Territory | United States |
City | Anaheim, CA |
Period | 6/13/05 → 6/17/05 |
Keywords
- Delay
- Process Variations
- Variability
ASJC Scopus subject areas
- Hardware and Architecture
- Control and Systems Engineering