Abstract
Scaling has allowed rising transistor counts per die and increases leakage at an exponential rate, making power a primary constraint in all integrated circuit designs. Future designs must address emerging leakage components due to direct band to band tunneling, through MOSFET oxides and at steep junction doping gradients. In this paper, we describe circuit design techniques for managing leakage power, both during standby and for limiting the leakage power contribution during active operation. The efficacy, design effort, and process ramifications of different approaches are examined. The schemes are primarily aimed at hand-held devices such as cell phones, since the needs for low power are most acute in these markets due to limited battery capacity.
Original language | English (US) |
---|---|
Title of host publication | Proceedings of the International Symposium on Low Power Electronics and Design |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 274-279 |
Number of pages | 6 |
Volume | 2004-January |
Edition | January |
DOIs | |
State | Published - 2004 |
Externally published | Yes |
Event | 2004 International Symposium on Low Power Electronics and Design, ISLPED 2004 - Newport Beach, United States Duration: Aug 9 2004 → Aug 11 2004 |
Other
Other | 2004 International Symposium on Low Power Electronics and Design, ISLPED 2004 |
---|---|
Country/Territory | United States |
City | Newport Beach |
Period | 8/9/04 → 8/11/04 |
Keywords
- battery lifetime
- Drowsy mode
- MTCMOS
- SRAM leakage control
- TGSRAM
- thick gate shadow latch
- transistor leakage
ASJC Scopus subject areas
- General Engineering