Macro-instruction generation for dynamic logic caching

Kendel McCarley, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper outlines the synthesis of macro-instructions for dynamically reprogrammable FPGAs so that they may be easily generated, placed, and garbage collected at run-time. An overview of a dynamic logic caching computer that uses these macro-instructions is given and their use within this environment discussed. The synthesis of macro-instructions is illustrated with a basic example. Finally, the current state of development of a logic cache based computing platform and compiler/simulator workframe is presented.

Original languageEnglish (US)
Title of host publicationProceedings of the International Workshop on Rapid System Prototyping
Editors Anon
PublisherIEEE
Pages63-69
Number of pages7
StatePublished - 1997
EventProceedings of the 1997 8th IEEE International Workshop on Rapid System Prototyping, RSP - Chapel Hill, NC, USA
Duration: Jun 24 1997Jun 26 1997

Other

OtherProceedings of the 1997 8th IEEE International Workshop on Rapid System Prototyping, RSP
CityChapel Hill, NC, USA
Period6/24/976/26/97

Fingerprint

Macros
Field programmable gate arrays (FPGA)
Simulators

ASJC Scopus subject areas

  • Software
  • Safety, Risk, Reliability and Quality

Cite this

McCarley, K., & Vrudhula, S. (1997). Macro-instruction generation for dynamic logic caching. In Anon (Ed.), Proceedings of the International Workshop on Rapid System Prototyping (pp. 63-69). IEEE.

Macro-instruction generation for dynamic logic caching. / McCarley, Kendel; Vrudhula, Sarma.

Proceedings of the International Workshop on Rapid System Prototyping. ed. / Anon. IEEE, 1997. p. 63-69.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

McCarley, K & Vrudhula, S 1997, Macro-instruction generation for dynamic logic caching. in Anon (ed.), Proceedings of the International Workshop on Rapid System Prototyping. IEEE, pp. 63-69, Proceedings of the 1997 8th IEEE International Workshop on Rapid System Prototyping, RSP, Chapel Hill, NC, USA, 6/24/97.
McCarley K, Vrudhula S. Macro-instruction generation for dynamic logic caching. In Anon, editor, Proceedings of the International Workshop on Rapid System Prototyping. IEEE. 1997. p. 63-69
McCarley, Kendel ; Vrudhula, Sarma. / Macro-instruction generation for dynamic logic caching. Proceedings of the International Workshop on Rapid System Prototyping. editor / Anon. IEEE, 1997. pp. 63-69
@inproceedings{06bb831862624280afe1b6bf8f4d28bb,
title = "Macro-instruction generation for dynamic logic caching",
abstract = "This paper outlines the synthesis of macro-instructions for dynamically reprogrammable FPGAs so that they may be easily generated, placed, and garbage collected at run-time. An overview of a dynamic logic caching computer that uses these macro-instructions is given and their use within this environment discussed. The synthesis of macro-instructions is illustrated with a basic example. Finally, the current state of development of a logic cache based computing platform and compiler/simulator workframe is presented.",
author = "Kendel McCarley and Sarma Vrudhula",
year = "1997",
language = "English (US)",
pages = "63--69",
editor = "Anon",
booktitle = "Proceedings of the International Workshop on Rapid System Prototyping",
publisher = "IEEE",

}

TY - GEN

T1 - Macro-instruction generation for dynamic logic caching

AU - McCarley, Kendel

AU - Vrudhula, Sarma

PY - 1997

Y1 - 1997

N2 - This paper outlines the synthesis of macro-instructions for dynamically reprogrammable FPGAs so that they may be easily generated, placed, and garbage collected at run-time. An overview of a dynamic logic caching computer that uses these macro-instructions is given and their use within this environment discussed. The synthesis of macro-instructions is illustrated with a basic example. Finally, the current state of development of a logic cache based computing platform and compiler/simulator workframe is presented.

AB - This paper outlines the synthesis of macro-instructions for dynamically reprogrammable FPGAs so that they may be easily generated, placed, and garbage collected at run-time. An overview of a dynamic logic caching computer that uses these macro-instructions is given and their use within this environment discussed. The synthesis of macro-instructions is illustrated with a basic example. Finally, the current state of development of a logic cache based computing platform and compiler/simulator workframe is presented.

UR - http://www.scopus.com/inward/record.url?scp=0030651556&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030651556&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030651556

SP - 63

EP - 69

BT - Proceedings of the International Workshop on Rapid System Prototyping

A2 - Anon, null

PB - IEEE

ER -