Low power scheduling with resources operating at multiple voltages

Wen Tsong Shiue, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

This paper presents (i) a resource constrained scheduling scheme and (ii) a latency-constrained scheduling scheme that minimize power consumption for the case when the resources operate at multiple voltages. The resource-constrained scheduling reduces the power consumption by maximally utilizing resources operating at reduced voltages and at the same time reducing the latency. The latency-constrained scheduling scheme reduces the power consumption by assigning as many nodes (of the data flow graph) as possible to the resources operating at reduced voltages. Two cases have been studied: one in which the possible operating voltages are 5 V and 3.3 V, and the other in which the operating voltages are 5 V, 3.3 V and 2.4 V. Experiments with some HLS benchmark examples show that the proposed schemes achieve significant power reduction.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Editors Anon
PublisherIEEE
Pages437-440
Number of pages4
Volume2
StatePublished - 1998
EventProceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6) - Monterey, CA, USA
Duration: May 31 1998Jun 3 1998

Other

OtherProceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6)
CityMonterey, CA, USA
Period5/31/986/3/98

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Fingerprint Dive into the research topics of 'Low power scheduling with resources operating at multiple voltages'. Together they form a unique fingerprint.

  • Cite this

    Shiue, W. T., & Chakrabarti, C. (1998). Low power scheduling with resources operating at multiple voltages. In Anon (Ed.), Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 2, pp. 437-440). IEEE.