Low power scheduling scheme with resources operating at multiple voltages

Research output: Chapter in Book/Report/Conference proceedingChapter

2 Citations (Scopus)

Abstract

This paper presents a new resource constrained and latency constrained scheduling scheme that minimizes power consumption for the case when the resources operate at multiple voltages. The scheduling scheme is list based. In each control cycle, the ready nodes are assigned depending on the number of available resources and the difference between the actual number of cycles left and an estimate of the number of cycles required to schedule the remaining nodes. The switching activity of the nodes as well as the priority (which is related to the capacitance) of the nodes is taken into account. We assume that the resources can be operated at 5V, 3.3V, 2.4V and 1.5V. Moreover, we assume that the resources (multipliers and adders) have different voltage-delay curves. Experiments with some HLS benchmark examples show that the proposed scheme achieves significant power reduction. For instance, when the latency constraint is 1.5 times the tight latency constraint, the average reduction is 59.1%.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Place of PublicationPiscataway, NJ, United States
PublisherIEEE
Volume1
ISBN (Print)0780354729
StatePublished - 1999
EventProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA
Duration: May 30 1999Jun 2 1999

Other

OtherProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99
CityOrlando, FL, USA
Period5/30/996/2/99

Fingerprint

Scheduling
Adders
Electric potential
Electric power utilization
Capacitance
Experiments

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Manzak, A., & Chakrabarti, C. (1999). Low power scheduling scheme with resources operating at multiple voltages. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 1). Piscataway, NJ, United States: IEEE.

Low power scheduling scheme with resources operating at multiple voltages. / Manzak, Ali; Chakrabarti, Chaitali.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 Piscataway, NJ, United States : IEEE, 1999.

Research output: Chapter in Book/Report/Conference proceedingChapter

Manzak, A & Chakrabarti, C 1999, Low power scheduling scheme with resources operating at multiple voltages. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 1, IEEE, Piscataway, NJ, United States, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99, Orlando, FL, USA, 5/30/99.
Manzak A, Chakrabarti C. Low power scheduling scheme with resources operating at multiple voltages. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1. Piscataway, NJ, United States: IEEE. 1999
Manzak, Ali ; Chakrabarti, Chaitali. / Low power scheduling scheme with resources operating at multiple voltages. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 Piscataway, NJ, United States : IEEE, 1999.
@inbook{f186faf3f5cc42d0b8f6d00ec2b2ccdd,
title = "Low power scheduling scheme with resources operating at multiple voltages",
abstract = "This paper presents a new resource constrained and latency constrained scheduling scheme that minimizes power consumption for the case when the resources operate at multiple voltages. The scheduling scheme is list based. In each control cycle, the ready nodes are assigned depending on the number of available resources and the difference between the actual number of cycles left and an estimate of the number of cycles required to schedule the remaining nodes. The switching activity of the nodes as well as the priority (which is related to the capacitance) of the nodes is taken into account. We assume that the resources can be operated at 5V, 3.3V, 2.4V and 1.5V. Moreover, we assume that the resources (multipliers and adders) have different voltage-delay curves. Experiments with some HLS benchmark examples show that the proposed scheme achieves significant power reduction. For instance, when the latency constraint is 1.5 times the tight latency constraint, the average reduction is 59.1{\%}.",
author = "Ali Manzak and Chaitali Chakrabarti",
year = "1999",
language = "English (US)",
isbn = "0780354729",
volume = "1",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",

}

TY - CHAP

T1 - Low power scheduling scheme with resources operating at multiple voltages

AU - Manzak, Ali

AU - Chakrabarti, Chaitali

PY - 1999

Y1 - 1999

N2 - This paper presents a new resource constrained and latency constrained scheduling scheme that minimizes power consumption for the case when the resources operate at multiple voltages. The scheduling scheme is list based. In each control cycle, the ready nodes are assigned depending on the number of available resources and the difference between the actual number of cycles left and an estimate of the number of cycles required to schedule the remaining nodes. The switching activity of the nodes as well as the priority (which is related to the capacitance) of the nodes is taken into account. We assume that the resources can be operated at 5V, 3.3V, 2.4V and 1.5V. Moreover, we assume that the resources (multipliers and adders) have different voltage-delay curves. Experiments with some HLS benchmark examples show that the proposed scheme achieves significant power reduction. For instance, when the latency constraint is 1.5 times the tight latency constraint, the average reduction is 59.1%.

AB - This paper presents a new resource constrained and latency constrained scheduling scheme that minimizes power consumption for the case when the resources operate at multiple voltages. The scheduling scheme is list based. In each control cycle, the ready nodes are assigned depending on the number of available resources and the difference between the actual number of cycles left and an estimate of the number of cycles required to schedule the remaining nodes. The switching activity of the nodes as well as the priority (which is related to the capacitance) of the nodes is taken into account. We assume that the resources can be operated at 5V, 3.3V, 2.4V and 1.5V. Moreover, we assume that the resources (multipliers and adders) have different voltage-delay curves. Experiments with some HLS benchmark examples show that the proposed scheme achieves significant power reduction. For instance, when the latency constraint is 1.5 times the tight latency constraint, the average reduction is 59.1%.

UR - http://www.scopus.com/inward/record.url?scp=0032690441&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032690441&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0032690441

SN - 0780354729

VL - 1

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - IEEE

CY - Piscataway, NJ, United States

ER -