Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques

Xiyuan Tang; Jiaxin Liu; Yi Shen; Shaolan Li; Linxiao Shen; Arindam Sanyal; Kareem Ragab; Nan Sun

doi:10.1109/TCSI.2022.3166792

Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques

Xiyuan Tang, Jiaxin Liu, Yi Shen, Shaolan Li, Linxiao Shen, Arindam Sanyal, Kareem Ragab, Nan Sun

Electrical Engineering

Research output: Contribution to journal › Article › peer-review

28 Scopus citations

Abstract

This paper presents an overview for low-power successive approximation register (SAR) analog-to-digital converters (ADCs). It covers the operation principle, error analysis, and practical design issues. Furthermore, this paper provides a comprehensive survey of state-of-the-art low-power design techniques for every circuit block in the SAR ADC, including comparator, capacitive digital-to-analog converter (DAC), and SAR logic. The goal of this paper is to provide a useful overview to SAR ADC designers who want to improve the energy efficiency targeting low-to-medium speed applications.

Original language	English (US)
Pages (from-to)	2249-2262
Number of pages	14
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	69
Issue number	6
DOIs	https://doi.org/10.1109/TCSI.2022.3166792
State	Published - Jun 1 2022

Keywords

Analog-to-digital converter (ADC)
energy efficiency
low power
successive approximation register (SAR)

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/TCSI.2022.3166792

Cite this

@article{946248f3ca5b4c76a0ed5322f1360321,

title = "Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques",

abstract = "This paper presents an overview for low-power successive approximation register (SAR) analog-to-digital converters (ADCs). It covers the operation principle, error analysis, and practical design issues. Furthermore, this paper provides a comprehensive survey of state-of-the-art low-power design techniques for every circuit block in the SAR ADC, including comparator, capacitive digital-to-analog converter (DAC), and SAR logic. The goal of this paper is to provide a useful overview to SAR ADC designers who want to improve the energy efficiency targeting low-to-medium speed applications.",

keywords = "Analog-to-digital converter (ADC), energy efficiency, low power, successive approximation register (SAR)",

author = "Xiyuan Tang and Jiaxin Liu and Yi Shen and Shaolan Li and Linxiao Shen and Arindam Sanyal and Kareem Ragab and Nan Sun",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2022",

month = jun,

day = "1",

doi = "10.1109/TCSI.2022.3166792",

language = "English (US)",

volume = "69",

pages = "2249--2262",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

number = "6",

}

TY - JOUR

T1 - Low-Power SAR ADC Design

T2 - Overview and Survey of State-of-the-Art Techniques

AU - Tang, Xiyuan

AU - Liu, Jiaxin

AU - Shen, Yi

AU - Li, Shaolan

AU - Shen, Linxiao

AU - Sanyal, Arindam

AU - Ragab, Kareem

AU - Sun, Nan

PY - 2022/6/1

Y1 - 2022/6/1

N2 - This paper presents an overview for low-power successive approximation register (SAR) analog-to-digital converters (ADCs). It covers the operation principle, error analysis, and practical design issues. Furthermore, this paper provides a comprehensive survey of state-of-the-art low-power design techniques for every circuit block in the SAR ADC, including comparator, capacitive digital-to-analog converter (DAC), and SAR logic. The goal of this paper is to provide a useful overview to SAR ADC designers who want to improve the energy efficiency targeting low-to-medium speed applications.

AB - This paper presents an overview for low-power successive approximation register (SAR) analog-to-digital converters (ADCs). It covers the operation principle, error analysis, and practical design issues. Furthermore, this paper provides a comprehensive survey of state-of-the-art low-power design techniques for every circuit block in the SAR ADC, including comparator, capacitive digital-to-analog converter (DAC), and SAR logic. The goal of this paper is to provide a useful overview to SAR ADC designers who want to improve the energy efficiency targeting low-to-medium speed applications.

KW - Analog-to-digital converter (ADC)

KW - energy efficiency

KW - low power

KW - successive approximation register (SAR)

UR - http://www.scopus.com/inward/record.url?scp=85128633432&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85128633432&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2022.3166792

DO - 10.1109/TCSI.2022.3166792

M3 - Article

AN - SCOPUS:85128633432

SN - 1549-8328

VL - 69

SP - 2249

EP - 2262

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 6

ER -

Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this