Low power multi-module, multi-port memory design for embedded systems

Wen Tsong Shiue, Shashikiran Tadas, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

In this paper we describe a multi-module, multi-port memory design procedures that satisfies area and/or energy constraints. Our procedure consists of use of ILP models and heuristic-based algorithms to determine (a) the memory configuration with minimum area, given the energy bound, (b) the memory configuration with minimum energy, given the area bound, (c) array allocation such that the energy consumption is minimum for a given memory configuration (number of modules, size and number of ports per module). The results obtained by the heuristics match very well with those obtained by the ILP methods.

Original languageEnglish (US)
Title of host publicationIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
PublisherIEEE
Pages529-538
Number of pages10
StatePublished - 2000
Event2000 IEEE Workshop on Signal Processing Systems (SIPS 2000) - Lafayette, LA, USA
Duration: Oct 11 2000Oct 13 2000

Other

Other2000 IEEE Workshop on Signal Processing Systems (SIPS 2000)
CityLafayette, LA, USA
Period10/11/0010/13/00

Fingerprint

Embedded systems
Inductive logic programming (ILP)
Data storage equipment
Energy utilization

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Shiue, W. T., Tadas, S., & Chakrabarti, C. (2000). Low power multi-module, multi-port memory design for embedded systems. In IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation (pp. 529-538). IEEE.

Low power multi-module, multi-port memory design for embedded systems. / Shiue, Wen Tsong; Tadas, Shashikiran; Chakrabarti, Chaitali.

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. IEEE, 2000. p. 529-538.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shiue, WT, Tadas, S & Chakrabarti, C 2000, Low power multi-module, multi-port memory design for embedded systems. in IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. IEEE, pp. 529-538, 2000 IEEE Workshop on Signal Processing Systems (SIPS 2000), Lafayette, LA, USA, 10/11/00.
Shiue WT, Tadas S, Chakrabarti C. Low power multi-module, multi-port memory design for embedded systems. In IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. IEEE. 2000. p. 529-538
Shiue, Wen Tsong ; Tadas, Shashikiran ; Chakrabarti, Chaitali. / Low power multi-module, multi-port memory design for embedded systems. IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. IEEE, 2000. pp. 529-538
@inproceedings{77bb81fac9d148d4bdb05d26828e195c,
title = "Low power multi-module, multi-port memory design for embedded systems",
abstract = "In this paper we describe a multi-module, multi-port memory design procedures that satisfies area and/or energy constraints. Our procedure consists of use of ILP models and heuristic-based algorithms to determine (a) the memory configuration with minimum area, given the energy bound, (b) the memory configuration with minimum energy, given the area bound, (c) array allocation such that the energy consumption is minimum for a given memory configuration (number of modules, size and number of ports per module). The results obtained by the heuristics match very well with those obtained by the ILP methods.",
author = "Shiue, {Wen Tsong} and Shashikiran Tadas and Chaitali Chakrabarti",
year = "2000",
language = "English (US)",
pages = "529--538",
booktitle = "IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",
publisher = "IEEE",

}

TY - GEN

T1 - Low power multi-module, multi-port memory design for embedded systems

AU - Shiue, Wen Tsong

AU - Tadas, Shashikiran

AU - Chakrabarti, Chaitali

PY - 2000

Y1 - 2000

N2 - In this paper we describe a multi-module, multi-port memory design procedures that satisfies area and/or energy constraints. Our procedure consists of use of ILP models and heuristic-based algorithms to determine (a) the memory configuration with minimum area, given the energy bound, (b) the memory configuration with minimum energy, given the area bound, (c) array allocation such that the energy consumption is minimum for a given memory configuration (number of modules, size and number of ports per module). The results obtained by the heuristics match very well with those obtained by the ILP methods.

AB - In this paper we describe a multi-module, multi-port memory design procedures that satisfies area and/or energy constraints. Our procedure consists of use of ILP models and heuristic-based algorithms to determine (a) the memory configuration with minimum area, given the energy bound, (b) the memory configuration with minimum energy, given the area bound, (c) array allocation such that the energy consumption is minimum for a given memory configuration (number of modules, size and number of ports per module). The results obtained by the heuristics match very well with those obtained by the ILP methods.

UR - http://www.scopus.com/inward/record.url?scp=0034514657&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034514657&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0034514657

SP - 529

EP - 538

BT - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

PB - IEEE

ER -