Low-power dynamic memory word line decoding for static random access memories

Giby Samson, Nagaraj Ananthapadmanabhan, Sayeed A. Badrudduza, Lawrence T. Clark

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Conventional memory address decoders based on static CMOS gates incur high clock loading and unnecessary power dissipation in unselected banks. This paper presents a dynamic word line decoder which is fast, has reduced active and leakage power dissipation, and also enables faster race-free sense timing. In a multi-bank memory array with sixteen decoders, the energy-delay product of the dynamic decoder is 66 % lower than a low-power static version. The design leverages the predictability of dynamic circuits to provide significant decoder leakage reduction in unselected banks. The dynamic decoder has been fabricated on a 90 nm bulk CMOS process. The measured test chip address to word line delay is 170 ps at 1.5 V and the measured leakage reduction is over 20x at V DD greater than 0.8 V.

Original languageEnglish (US)
Article number4685421
Pages (from-to)2524-2532
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume43
Issue number11
DOIs
StatePublished - Nov 2008

Fingerprint

Decoding
Data storage equipment
Energy dissipation
Electric delay lines
Clocks
Networks (circuits)

Keywords

  • Address decoder
  • Dynamic circuits
  • Leakage reduction
  • Power dissipation
  • Static random access memory

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Samson, G., Ananthapadmanabhan, N., Badrudduza, S. A., & Clark, L. T. (2008). Low-power dynamic memory word line decoding for static random access memories. IEEE Journal of Solid-State Circuits, 43(11), 2524-2532. [4685421]. https://doi.org/10.1109/JSSC.2008.2005813

Low-power dynamic memory word line decoding for static random access memories. / Samson, Giby; Ananthapadmanabhan, Nagaraj; Badrudduza, Sayeed A.; Clark, Lawrence T.

In: IEEE Journal of Solid-State Circuits, Vol. 43, No. 11, 4685421, 11.2008, p. 2524-2532.

Research output: Contribution to journalArticle

Samson, G, Ananthapadmanabhan, N, Badrudduza, SA & Clark, LT 2008, 'Low-power dynamic memory word line decoding for static random access memories', IEEE Journal of Solid-State Circuits, vol. 43, no. 11, 4685421, pp. 2524-2532. https://doi.org/10.1109/JSSC.2008.2005813
Samson, Giby ; Ananthapadmanabhan, Nagaraj ; Badrudduza, Sayeed A. ; Clark, Lawrence T. / Low-power dynamic memory word line decoding for static random access memories. In: IEEE Journal of Solid-State Circuits. 2008 ; Vol. 43, No. 11. pp. 2524-2532.
@article{5e9dac21d71c408facb2618aa1a75f92,
title = "Low-power dynamic memory word line decoding for static random access memories",
abstract = "Conventional memory address decoders based on static CMOS gates incur high clock loading and unnecessary power dissipation in unselected banks. This paper presents a dynamic word line decoder which is fast, has reduced active and leakage power dissipation, and also enables faster race-free sense timing. In a multi-bank memory array with sixteen decoders, the energy-delay product of the dynamic decoder is 66 {\%} lower than a low-power static version. The design leverages the predictability of dynamic circuits to provide significant decoder leakage reduction in unselected banks. The dynamic decoder has been fabricated on a 90 nm bulk CMOS process. The measured test chip address to word line delay is 170 ps at 1.5 V and the measured leakage reduction is over 20x at V DD greater than 0.8 V.",
keywords = "Address decoder, Dynamic circuits, Leakage reduction, Power dissipation, Static random access memory",
author = "Giby Samson and Nagaraj Ananthapadmanabhan and Badrudduza, {Sayeed A.} and Clark, {Lawrence T.}",
year = "2008",
month = "11",
doi = "10.1109/JSSC.2008.2005813",
language = "English (US)",
volume = "43",
pages = "2524--2532",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - Low-power dynamic memory word line decoding for static random access memories

AU - Samson, Giby

AU - Ananthapadmanabhan, Nagaraj

AU - Badrudduza, Sayeed A.

AU - Clark, Lawrence T.

PY - 2008/11

Y1 - 2008/11

N2 - Conventional memory address decoders based on static CMOS gates incur high clock loading and unnecessary power dissipation in unselected banks. This paper presents a dynamic word line decoder which is fast, has reduced active and leakage power dissipation, and also enables faster race-free sense timing. In a multi-bank memory array with sixteen decoders, the energy-delay product of the dynamic decoder is 66 % lower than a low-power static version. The design leverages the predictability of dynamic circuits to provide significant decoder leakage reduction in unselected banks. The dynamic decoder has been fabricated on a 90 nm bulk CMOS process. The measured test chip address to word line delay is 170 ps at 1.5 V and the measured leakage reduction is over 20x at V DD greater than 0.8 V.

AB - Conventional memory address decoders based on static CMOS gates incur high clock loading and unnecessary power dissipation in unselected banks. This paper presents a dynamic word line decoder which is fast, has reduced active and leakage power dissipation, and also enables faster race-free sense timing. In a multi-bank memory array with sixteen decoders, the energy-delay product of the dynamic decoder is 66 % lower than a low-power static version. The design leverages the predictability of dynamic circuits to provide significant decoder leakage reduction in unselected banks. The dynamic decoder has been fabricated on a 90 nm bulk CMOS process. The measured test chip address to word line delay is 170 ps at 1.5 V and the measured leakage reduction is over 20x at V DD greater than 0.8 V.

KW - Address decoder

KW - Dynamic circuits

KW - Leakage reduction

KW - Power dissipation

KW - Static random access memory

UR - http://www.scopus.com/inward/record.url?scp=56849130029&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=56849130029&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2008.2005813

DO - 10.1109/JSSC.2008.2005813

M3 - Article

VL - 43

SP - 2524

EP - 2532

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

M1 - 4685421

ER -